## CHM2378a

RoHS COMPLIANT

## W-band Dual Channel Mixer

## GaAs Monolithic Microwave IC

## Description

The CHM2378a is a dual channel mixer. Each mixer cell is a balanced structure based on a six quarter wave ring. The nonlinear devices are high quality Schottky diodes providing low conversion loss and very low 1/f noise.
This circuit is manufactured with the BESMMIC process: $1 \mu \mathrm{~m}$ Schottky diode device, air bridges, via holes through the substrate, stepper lithography.
It is available in chip form.

## Main Features

- W-band LO and RF frequency range
- Low conversion loss
- IF from DC to 100 MHz
- High LO/RF isolation
- High LO/AM noise rejection
- Very low 1 /f noise
- Low LO input power
- Automatic assembly oriented

■ Chip size: $1.98 \times 2.07 \times 0.10 \mathrm{~mm}$


Dual channel mixer block diagram


> Typical conversion characteristic LO power $=8 d B m ; \quad I F=10 M H z$ (measurement in test fixture)

## Main Characteristics

Tamb. $=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| F_lo, F_rf | LO,RF frequency | 76 | 76.5 | 77 | GHz |
| F_if | IF frequency range | DC-100 |  |  | MHz |
| Lc | Conversion loss |  | 7.5 | 9.5 | dB |
| I_Io/rf | LO/RF isolation |  | 25 |  | dB |
| N_if | IF noise @ 100kHz |  | -162 |  | $\mathrm{dBm} / \mathrm{Hz}$ |

ESD Protection: Electrostatic discharge sensitive device. Observe handling precautions!

## Electrical Characteristics

Full operating temperature range, used according to section "Typical assembly and bias configuration"

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F_lo, F_rf | LO,RF frequency | 76 |  | 77 | GHz |
| F_if | IF frequency range | DC-100 |  |  | MHz |
| Lc | Conversion loss | 4.5 | 7.5 | 9.5 | dB |
| $\left\|(\mathrm{d}(\Delta \mathrm{Lc}) / \mathrm{dT})^{*} \Delta \mathrm{~T}\right\|$ | Conversion loss difference from chip to chip versus temperature |  |  | $0.3$ <br> (to be confirmed) | dB |
| P_ıo | LO input power | 4 | 7 | 11 | dBm |
| P_RF_1dB | RF input power at 1 dB | -3 | 0 |  | dBm |
| VSWR_Io | LO port VSWR (50 ) |  | 2:1 | 2.5:1 |  |
| VSWR_rf | RF port VSWR ( $50 \Omega$ ) |  | 2:1 | 2.5:1 |  |
| IMP_if | IF load impedance (1) |  | 200 |  | $\Omega$ |
| I_lo/rf | LO/RF isolation | 20 | 25 |  | dB |
| I_rf1/rf2 | Isolation between RF channels | 25 | 30 |  | dB |
| I_rfi/rfj | Isolation between RF and IF channels | 25 | 30 |  | dB |
| R_lo_am | LO AM noise rejection (SSB) | 25 | 30 |  | dB |
| NF | Noise figure for $\mathrm{IF}=1 \mathrm{kHz}$ (2) |  | 34 | 39 | dB |
|  | Noise figure for $\mathrm{IF}=10 \mathrm{kHz}$ (2) |  | 28 | 33 | dB |
|  | Noise figure for IF=100kHz (2) |  | 20.5 | 25.5 | dB |
|  | Noise figure for IF=200kHz (2) |  | 17 | 22 | dB |
| +V | Positive supply voltage (3) |  | 4.5 |  | V |
| +1 | Positive supply current (3) |  | 1.5 | 2.5 | mA |
| Top | Operating temperature range | -40 |  | +100 | ${ }^{\circ}$ |

(1) The IF optimum load for conversion loss is $200 \Omega$. For minimum noise figure this load can be lower, the best results have been obtained on $50 \Omega$.
(2) Measured on $200 \Omega$ IF impedance.
(3) An external resistor controls the bias current (see section "Typical Assembly and Bias Configuration")

## Absolute Maximum Ratings (1)

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| +V | Supply voltage | 6 | V |
| +l | Supply current (for one input) | 2.5 | mA |
| P_lo | Maximum peak input power overdrive at LO port (2) | 12 | dBm |
| P_rf_cw | Maximum input power at RF port (3) | 3 | dBm |
| Tstg | Storage temperature range | -55 to +125 | C |

(1) Operation of this device above anyone of these parameters may cause permanent damage.
(2) Duration $<1 \mathrm{~s}$
(3) Continuous wave mode.

## Chip Mechanical Data and Pin References



Unit $=\mu \mathrm{m}$
External chip size (including dicing streets) $=1980 \times 2070 \pm 35$
Chip thickness $=100+/-10$
HF Pads $(2,10,13)=68 \times 118$
DC/IF Pads $=100 \times 100$

| Pin number | Pin name | Description |
| :---: | :---: | :--- |
| $\mathbf{1 , 3 , 9 , 1 1 , 1 2 , 1 4}$ |  | Ground: should not be bonded. If required, <br> please ask for more information. |
| $\mathbf{6 , 1 7}$ |  | Ground (optional) |
| $\mathbf{7 , 1 6}$ |  | Not Connected |
| $\mathbf{2}$ | LO | LO input |
| $\mathbf{4}$ | +V1 | Positive supply voltage 1 |
| $\mathbf{5}$ | C1 | Bias 1 decoupling |
| $\mathbf{8}$ | IF1 | First IF output |
| $\mathbf{1 0}$ | RF1 | First RF input |
| $\mathbf{1 3}$ | RF2 | Second RF input |
| $\mathbf{1 5}$ | IF2 | Second IF output |
| $\mathbf{1 8}$ | C2 | Bias 2 decoupling |
| $\mathbf{1 9}$ | $\mathbf{+ V 2}$ | Positive supply voltage 2 |

## External components for bias and IF

Several external configurations are possible for bias and IF. The objective is to give flexibility for the integration.

As this component is mainly dedicated to low IF use, there are several possibilities for interfacing with low noise IF amplifier. The optimum IF load for conversion loss is $200 \Omega$, however the best results on noise figure have been obtained on $50 \Omega$. Depending on the IF amplifier noise characteristic this load can be modified in order to optimise the noise figure.. A series capacitor, between IF output and the load is recommended.

Due to high sensitivity to electrical discharges an integrated resistance is used and two ports are available for biasing each mixer. One is for the connection of a decoupling capacitor (C1, C2) and the other one is for the supply voltage connection through an external series resistance (+V1, +V2). However, if necessary only the "C1, C2" ports can be used.


Block diagram of the MMIC


Recommended IF/DC external configuration

The recommended values for external components are:

| C1,C2 | R_bias_t*C $\gg 1 /$ F_ if |
| :--- | :--- |
| R_bias_t | $2.5 \mathrm{k} \Omega$ for 1.5 mA current consumption (V $=4.5 \mathrm{~V}$, typical LO <br> power) |
| R_load_if | From 50 to $200 \Omega$ |

## Notes::

1. R_bias_t = R_bias $+1 \mathrm{k} \Omega$ when V 1 and V 2 ports are used.
2. R_bias_t can be adjusted if necessary; this allows optimising the performances when some parameters are different from recommended (Supply voltage, LO power). However maximum ratings for the current have to be taken into account.
3. A series capacitor at IF outputs is recommended for DC decoupling.

## Typical Assembly Configuration



This drawing shows an example of assembly configuration. The bias and IF interconnections are according to the example given in the previous chapter.
For the RF pads the equivalent wire bonding inductance (diameter $=25 \mu \mathrm{~m}$ ) have to be according to the following recommendation.

| Port | Equivalent inductance <br> $(\mathbf{n H})$ | Approximative wire <br> length (mm) |
| :---: | :---: | :---: |
| LO (2) | L_Io $=0.26$ | 0.33 |
| RF1 (10) | L_rf1 $=0.26$ | 0.33 |
| RF2 (13) | L_rf2 $=0.26$ | 0.33 |

For a micro-strip configuration a hole in the substrate is recommended for chip assembly.

As the connections at 77 GHz (between MMIC and MMIC or between MMIC and external substrate) are critical, the transition matching network is split into two parts: one on MMIC and one on the external substrate. This choice allows doing both kinds of connections.

In the case of connection from MMIC to an external substrate a network is proposed on soft substrate for LO, RF1 and RF2 ports. The following drawings give the dimensions (in mm ) for a DUROID substrate (thickness $=0.127 \mathrm{~mm}$, $\square \mathrm{r}=2.2$ ).


Proposed matching network for a $50 \Omega$ transition between LO and a $\mu$-strip line on DUROID substrate


Proposed matching network for a $50 \Omega$ transition between RF1/RF2 and $\mu$ strip lines on DUROID substrate.

## Ordering Information

Chip form:
CHM2378a99F/00

Information furnished is believed to be accurate and reliable. However United Monolithic Semiconductors S.A.S. assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of United Monolithic Semiconductors S.A.S. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. United Monolithic Semiconductors S.A.S. products are not authorised for use as critical components in life support devices or systems without express written approval from United Monolithic Semiconductors S.A.S.

