16-bit Proprietary Microcontroller cmos

F²MC-16LX MB90820 Series

MB90822/823/F822A/F823A/V820

■ DESCRIPTION

The MB90820 series is a line of general-purpose, Fujitsu 16-bit microcontrollers designed for process control applications which require high-speed real-time processing, such as consumer products.

While inheriting the AT architecture of the F²MC* family, the instruction set for the F²MC-16LX CPU core of the MB90820 series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90820 series has an on-chip 32-bit accumulator which enables processing of long-word data.

The peripheral resources integrated in the MB90820 series include: an 8/10-bit A/D converter, 8-bit D/A converters, UARTs (SCI) 0, 1, multi-functional timer (16-bit free-running timer, input capture units (ICUs) 0 to 3, output compare units (OCUs) 0 to 5, 16-bit PPG timer 0, waveform generator), 16-bit PPG timer 1, 2, PWC 0, 1, 16-bit reload timer 0, 1 and DTP/external interrupt.


*: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

■ FEATURES

- Minimum execution time of instruction : 42 ns / 4 MHz oscillation (uses PLL clock multiplication) maximum multiplier = 6
- Maximum memory space 16M bytes Linear/bank access

(Continued)

■ PACKAGES





(Continued)

• Instruction set optimized for controller applications

Supported data types: bit, byte, word, and long-word types

Standard addressing modes: 23 types

32-bit accumulator enhancing high-precision operations

Enhanced multiplication/division and RETI instructions

• Enhanced high level language (C) and multi-tasking support instructions

Use of a system stack pointer

Symmetrical instruction set and barrel shift instructions

- Program patch function (for two address pointers)
- Increased execution speed : 4-byte instruction queue
- Powerful interrupt function

Up to eight priority levels programmable

External interrupt inputs: 8 channels

Automatic data transmission function independent of CPU operation

Up to 16 channels for the extended intelligent I/O service

DTP request inputs: 8 channels

Internal ROM

Flash memory: 64K/128K bytes with flash security

Mask ROM: 64K/128K bytes

 Internal RAM EVA: 16K bytes

Flash memory: 4K bytes Mask ROM: 4K bytes • General-purpose ports

Up to 66 channels (pull-up resistor settable port for : 32 channels)

• A/D Converter (RC): 16 channels

8/10-bit resolution selectable

Conversion time: Min 3 µs (24 MHz operation, including sampling time)

- 8-bit D/A Converter: 2 channels
- UART : 2 channels
- 16-bit PPG timer: 3 channels

Mode switching function provided (PWM mode or one-shot mode) ch0 can be worked with multi-functional timer or independently

- 16-bit reload timer: 2 channels
- 16-bit PWC timer: 2 channels
- Multi-functional timer

Input capture: 4 channels

Output compare with selectable buffer: 6 channels

Free-running timer with up or up-down mode selection and selectable buffer: 1 channel

16-bit PPG timer: 1 channel

Waveform generator: (16-bit timer: 3 channels, 3-phase waveform or dead time)

- Timebase counter/watchdog timer: 18-bit
- Low-power consumption mode :

Sleep mode

Stop mode

CPU intermittent operation mode

(Continued)

• Package :

LQFP-80 (FPT-80P-M05 : 0.50 mm pitch) LQFP-80 (FPT-80P-M11 : 0.65 mm pitch) QFP-80 (FPT-80P-M06 : 0.80 mm pitch)

• CMOS technology

■ PRODUCT LINEUP

Part number	MB90V820	MB90F822A	MB90F823A	MB90822	MB90823		
Item							
Classification	Evaluation product	Flash memory product with flash security Mask ROM product					
ROM size	_	64K bytes	128K bytes	64K bytes	128K bytes		
RAM size	16K bytes		4K by	ytes			
CPU function	Number of instruction: 351 Minimum execution time: 42 Addressing mode: 23 Data bit length: 1, 8, 16 bits Maximum memory space: 161	·	× 6)				
I/O port	I/O port (CMOS): 66						
	Pulse width counter timer : 2 o	channels					
PWC	Timer function (select the counter timer from three internal clocks) Various pulse width measuring function ("H" pulse width, "L" pulse width, rising edge to falling edge period, falling edge to rising edge period and falling edge to falling edge period)						
UART	UART: 2 channels With full-duplex double buffer (8-bit length) Clock asynchronized or clock synchronized transmission (with start and stop bits) can be selected and used. Transmission can be one-to-one (bidirectional communication) or one-to-n (master-slave communication).						
16-bit reload timer	Reload timer : 2 channels Reload mode, single-shot mo	de or event cour	nt mode selectabl	e			
16-bit PPG	PPG timer : 3 channels						
timer	PWM mode or single-shot mo Ch0 can be worked with multi		or independently	′ .			
Multi-functional timer (for AC/DC motor control)	16-bit free-running timer with up or up-down mode selection and buffer : 1 channel 16-bit output compare : 6 channels 16-bit input capture : 4 channels 16-bit PPG timer : 1 channel Waveform generator (16-bit timer : 3 channels, 3-phase waveform or dead time)						
8/10-bit A/D converter	8/10-bit resolution (16 channe Conversion time : Min 3 μs (2	,	lock, including sa	ampling time)			
8-bit D/A converter	8-bit resolution (2 channels)						
DTP/External interrupt	8 independent channels Interrupt factors: Rising edge, falling edge, "L" level or "H" level						
Low-power consumption	Stop mode / Sleep mode / CF	PU intermittent op	peration mode				

(Continued)

Part number Item	MB90V820	MB90F822A	MB90F823A	MB90822	MB90823		
Package	PGA-299	LQFP-80 (FPT-80P-M05 : 0.50 mm pitch) LQFP-80 (FPT-80P-M11 : 0.65 mm pitch) QFP-80 (FPT-80P-M06 : 0.80 mm pitch)					
Power supply voltage for operation*1	4.5 V to 5.5 V*1	3.5 V to 5.5 V: Normal operation when A/D converter and D/A converter are not used 4.0 V to 5.5 V: Normal operation when D/A converter is not used 4.5 V to 5.5 V: Normal operation when A/D converter and D/A converter are used					
Process		CMOS					
Emulator power supply*2	Included	_					

^{*1:} MB90V820 is operating guaranteed temperature 0 °C to + 25 °C.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90V820	MB90F822A	MB90F823A	MB90822	MB90823
PGA-299	0	Х	Х	Х	Х
FPT-80P-M05	Х	0	0	0	0
FPT-80P-M11	Х	0	0	0	0
FPT-80P-M06	Х	0	0	0	0

: AvailableX : Not available

Note: For more information about each package, see "■ PACKAGE DIMENSIONS".

^{*2:} It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used.
Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply switching) about details.


■ DIFFERENCES AMONG PRODUCTS


Memory Size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V820 does not have an internal ROM, however, operations equivalent to chips with an internal ROM
 can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the
 development tool.
- In the MB90V820, images from FF8000_H to FFFFFF_H are mapped to bank 00, and FE0000_H to FF7FFF_H are mapped to bank FE and bank FF only. (This setting can be changed by configuring the development tool.)
- In the MB90822/F822A, images from FF8000H to FFFFFFH are mapped to bank 00, and FF0000H to FF7FFFH are mapped to bank FF only. In the MB90823/F823A, images from FF8000H to FFFFFFH are mapped to bank 00, and FE0000H to FF7FFFH are mapped to bank FE and bank FF only.

■ PIN ASSIGNMENT





■ PIN DESCRIPTION

Pin	no.		I/O	Pin status	
LQFP *1	QFP *2	Pin name	circuit *3	during reset	Function
21, 22	23, 24	X0,X1	Α	Oscillating	Oscillation pins.
17	19	RST	В	Reset input	External reset input pin.
59 to 54	61 to 56	P00 to P05	С		General-purpose I/O ports.
53	55	P06	С		General-purpose I/O ports.
55	55	PWI0			PWC ch0 signal input pin.
52	54	P07	С		General-purpose I/O ports.
52	54	PWO0			PWC ch0 signal output pin.
		P10			General-purpose I/O ports.
		INT0	_		External interrupt request input ch0 pin.
51	53	DTTI	D		RTO0 to RTO5 pins for fixed-level input. This function is enabled when the waveform generator specifies its input bits.
		P11 to P16			General-purpose I/O ports.
50 to 45	52 to 47	INT1 to INT6	D		External interrupt request input ch1 to ch6 pins.
44	46	P17	D		General-purpose I/O ports.
43	4E	P20	D	Port input	General-purpose I/O ports.
43	45	TIN1	U		External clock input pin for reload timer ch1.
42	44	P21	D		General-purpose I/O ports.
42	44	TO1			Event output pin for reload timer ch1.
41, 39 to 35	43, 41 to 37	P22 to P27	D		General-purpose I/O ports.
34 to 28	36 to 30	P30 to P36	Е		General-purpose I/O ports.
27	29	P37	Е		General-purpose I/O ports.
21	29	PPG0	_		Output pins for PPG timer ch0.
26	28	P40	F		General-purpose I/O ports.
20	20	PPG1	Г		Output pins for PPG timer ch1.
19	21	P41	F		General-purpose I/O ports.
19	<u></u>	TIN0	<u>'</u>		External clock input pin for reload timer ch0.
18	20	P42	F		General-purpose I/O ports.
10	20	TO0	•	 -	Event output pin for reload timer ch0.

^{*1:} FPT-80P-M05, FPT-80P-M11

^{*2:} FPT-80P-M06

^{*3:} See "■ I/O CIRCUIT TYPE".

Pin no.			I/O	Pin status	
LQFP *1	QFP *2	Pin name	circuit *3	during reset	Function
16	18	P43	F		General-purpose I/O ports.
16	10	SCK0	F		Serial clock I/O pin for UART ch0.
15	17	P44	F		General-purpose I/O ports.
15	17	SOT0	Г		Serial data output pin for UART ch0.
14	16	P45	G		General-purpose I/O ports.
14	10	SIN0	G		Serial data input pin for UART ch0.
13	15	P46	F	Port Input	General-purpose I/O ports.
13	15	PWI1		For input	PWC ch1 signal input pin.
12	14	P47	F		General-purpose I/O ports.
12	14	PWO1	Г		PWC ch1 signal output pin.
11	13	P50	F		General-purpose I/O ports.
11	13	PPG2	'		Output pins for PPG timer ch2.
10	12	P51	F		General-purpose I/O ports.
10	12	INT7	Г		External interrupt request input ch7 pin.
9 to 2	11 to 4	P60 to P67	Н		General-purpose I/O ports.
9102	11104	AN0 to AN7			A/D converter analog input pins.
		P70, P71			General-purpose I/O ports.
78, 77	80, 79	DA0, DA1	I		D/A converter analog output pins.
		AN8, AN9			A/D converter analog input pins.
		P72			General-purpose I/O ports.
76	78	SIN1	J		Serial data input pin for UART ch1.
		AN10			A/D converter analog input pins.
		P73		Analog input	General-purpose I/O ports.
75	77	SOT1	K	put	Serial data output pin for UART ch1.
		AN11			A/D converter analog input pins.
		P74			General-purpose I/O port.
74	76	SCK1	K		Serial clock I/O pin for UART ch1.
		AN12			A/D converter analog input pins.
		P75			General-purpose I/O ports.
73	75	FRCK	K		External clock input pin for free-running timer.
		AN13			A/D converter analog input pins.

^{*1:} FPT-80P-M05, FPT-80P-M11

^{*2:} FPT-80P-M06

^{*3:} See "■ I/O CIRCUIT TYPE".

Pin no.		D'	I/O	Pin status	F
LQFP *1	QFP *2	Pin name	circuit *3	during reset	Function
		P76, P77			General-purpose I/O ports.
72, 71	74, 73	INO, IN1	К	Analog	Trigger input pins for input capture ch0, ch1.
,	, -	AN14, AN15		input	A/D converter analog input pins.
70, 69	72, 71	P80, P81	F		General-purpose I/O ports.
70, 09	72, 71	IN2, IN3	'		Trigger input pins for input capture ch2, ch3.
		P82 to P87	Dowt innut		General-purpose I/O ports.
68 to 63 70 to 65		RTO0 (U) to RTO5 (Z)	L	Port input	Waveform generator output pins. These pins output the waveforms specified at the waveform generator. Output is generated when waveform generator output is enabled.
25	27	MD2	М	Mode input	Input pin for operation mode specification.
24, 23	26, 25	MD1, MD0	N	iviode iriput	Input pin for operation mode specification.
80	2	AVcc	_		Analog power supply pin.
79	1	AVR	_	_	Vref + pin for the A/D converter. Vref - is fixed to AVss internally.
1	3	AVss	_		Analog power supply (Ground) pin.
20, 61	22, 63	Vss	_		Power (Ground) pin.
40, 60	42, 62	Vcc	_	_	Power pin.
62	64	С	_	-	Connect pin for smoothing capacitor to stabilize internal power supply.

^{*1:} FPT-80P-M05, FPT-80P-M11

^{*2:} FPT-80P-M06

^{*3:} See "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Classification	Туре	Remarks
А	X1 P-ch N-ch X0 Standby control signal	Main clock (main clock crystal oscillator) • Oscillation feedback resistor : approx. 1 MΩ
В	R	 Hysteresis input Pull-up resistor : approx. 50 kΩ
С	P-ch Pull-up control Digital output N-ch Digital output Hysteresis input Standby mode control	 CMOS output Hysteresis input Selectable pull-up resistor : approx. 50 kΩ IoL = 12 mA
D	P-ch Pull-up control Digital output N-ch Digital output Hysteresis input Standby mode control	 CMOS output Hysteresis input Selectable pull-up resistor : approx. 50 kΩ IoL = 4 mA
E	P-ch Pull-up control Digital output N-ch Digital output CMOS input Standby mode control	 CMOS output CMOS input With pull-up control IoL = 4 mA

Classification	Туре	Remarks
F	P-ch Digital output N-ch Hysteresis input Standby mode control	 CMOS output Hysteresis input IoL = 4 mA
G	P-ch Digital output N-ch Hysteresis input CMOS input Standby mode control	 CMOS output Hysteresis input CMOS input (selectable for UART ch0 data input pin) IoL = 4 mA
Н	P-ch Pout N-ch Nout Analog input control Analog input	 CMOS output CMOS input Analog input IoL = 4 mA
I	P-ch Digital output N-ch Digital output Hysteresis input Analog I/O control Analog output Analog input	 CMOS output Hysteresis input Analog output Analog input IoL = 4 mA

Classification	Туре	Remarks
J	P-ch Digital output N-ch Hysteresis input CMOS input Analog input control Analog input	 CMOS output Hysteresis input CMOS input (selectable for UART ch1 data input pin) IoL = 4 mA
К	P-ch Digital output N-ch Hysteresis input Analog input control Analog input	 CMOS output Hysteresis input Analog input IoL = 4 mA
L	P-ch Digital output N-ch Hysteresis input Standby mode control	CMOS output Hysteresis input IoL = 12 mA
М		Mask ROM / evaluation product Hysteresis input Pull-down resistor: approx. 50 kΩ Flash memory product CMOS input No pull-down resistor
N		Mask ROM / evaluation product • Hysteresis input Flash memory product • CMOS input

■ HANDLING DEVICES

Special care is required for the following when handling the device :

- Preventing latch-up
- · Stabilization of supply voltage
- Treatment of unused pins
- Using external clock
- Power supply pins (Vcc /Vss)
- Pull-up/pull-down resistors
- · Crystal Oscillator Circuit
- Turning-on Sequence of Power Supply to A/D Converter and D/A Converter, and Analog Inputs
- Connection of Unused Pins of A/D Converter and D/A Converter if A/D Converter and D/A Converter are unused
- · Notes on energization
- Notes on During Operation of PLL Clock Mode

1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than Vcc or lower than Vss is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between Vcc and Vss.
- The AVcc power supply is applied before the Vcc voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

In using the devices, take sufficient care to avoid exceeding maximum ratings.

For the same reason, also be careful not to let the analog power-supply voltage (AVcc, AVR) exceed the digital power-supply voltage.

2. Stabilization of supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the specified Vcc supply voltage operation range. Therefore, the Vcc supply voltage should be stabilized.

For reference, the supply voltage should be controlled so that $V_{\rm CC}$ ripple variations (peak-to-peak values) at commercial frequencies (50 Hz to 60 Hz) fall below 10% of the standard $V_{\rm CC}$ supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instantaneous power switching.


3. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than $2 \text{ k}\Omega$.

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

4. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.




5. Power supply pins (Vcc/Vss)

• If there are multiple Vcc and Vss pins, from the point of view of device design, pins to be of the same potential are connected the inside of the device to prevent such malfunctioning as latch up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the Vcc and Vss pins to the power supply and ground externally.

- Connect Vcc and Vss to the device from the current supply source at a low impedance.
- As a measure against power supply noise, connect a capacitor of about 0.1 μF as a bypass capacitor between Vcc and Vss in the vicinity of Vcc and Vss pins of the device.



6. Pull-up/pull-down resistors

The MB90820 series does not support internal pull-up/pull-down resistors option (Port 0 to Port 3 : built-in pull-up resistors) . Use external components where needed.

7. Crystal oscillator circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic oscillator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit do not cross the lines of other circuits while you design a printed circuit board.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with a ground area for stabilizing the operation.

8. Turning-on sequence of power supply to A/D converter and D/A converter, and analog inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVR) and analog inputs (AN0 to AN15) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter power supply, D/A converter power supply, and analog inputs. In this case, make sure that the voltage not exceed AVR or AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

9. Connection of unused pins of A/D converter and D/A converter if A/D converter and D/A converter are unused


Connect unused pins of A/D converter and D/A converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

10. Notes on energization


To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at $50 \mu s$ or more (0.2 V to 2.7 V).

11. Notes on During Operation of PLL Clock Mode

If the PLL clock mode is selected, the microcontroller attempts to be working with the self-oscillating circuit even when there is no external oscillator or external clock input is stopped. Performance of this operation, however, cannot be guaranteed.



■ MEMORY MAP




*: In Single chip mode, the mirror function is supported.

Parts no.	Address#1	Address#2	Address#3
MB90822	FF0000 _H	008000н	0010FFн
MB90823	FE0000н	008000н	0010FFн
MB90F822A	FF0000 _H	008000н	0010FFн
MB90F823A	FE0000 _H	008000н	0010FFн
MB90V820	(FE0000н)	008000н	0040FFн


Note: The ROM data of bank FF is reflected to the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 32K bytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF8000H to FFFFFH looks, therefore, as if it were the image for 008000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF8000H to FFFFFFH.

■ F²MC-16LX CPU PROGRAMMING MODEL


Dedicated registers



• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Abbreviation	Register	Byte ac- cess	Word access	Resource name	Initial value
000000н	PDR0	Port 0 data register	R/W	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	R/W	Port 1	XXXXXXXX
000002н	PDR2	Port 2 data register	R/W	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	R/W	Port 5	XXXXXXXX
000006н	PDR6	Port 6 data register	R/W	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	R/W	Port 7	XXXXXXXX
000008н	PDR8	Port 8 data register	R/W	R/W	Port 8	XXXXXXXX
000009нtо 00000Fн		Prof	nibited are	a		
000010н	DDR0	Port 0 data direction register	R/W	R/W	Port 0	0000000в
000011н	DDR1	Port 1 data direction register	R/W	R/W	Port 1	0000000в
000012н	DDR2	Port 2 data direction register	R/W	R/W	Port 2	0000000в
000013н	DDR3	Port 3 data direction register	R/W	R/W	Port 3	0000000в
000014н	DDR4	Port 4 data direction register	R/W	R/W	Port 4	0000000в
000015н	DDR5	Port 5 data direction register	R/W	R/W	Port 5	XXXXXX00 _B
000016н	DDR6	Port 6 data direction register	R/W	R/W	Port 6	0000000в
000017н	DDR7	Port 7 data direction register	R/W	R/W	Port 7	0000000в
000018н	DDR8	Port 8 data direction register	R/W	R/W	Port 8	0000000в
000019нtо 00001Fн		Prof	nibited are	a		
000020н	SMR0	Serial mode register ch0	R/W	R/W		0000000в
000021н	SCR0	Serial control register ch0	W, R/W	W, R/W		00000100в
000022н	SIDR0 / SODR0	Serial input data register ch0 / Serial output data register ch0	R/W	R/W	UART ch0	XXXXXXX
000023н	SSR0	Serial status register ch0	R, R/W	R, R/W		00001000в
000024н	SMR1	Serial mode register ch1	R/W	R/W		0000000в
000025н	SCR1	Serial control register ch1	W, R/W	W, R/W		00000100в
000026н	SIDR1 / SODR1	Serial input data register ch1 / Serial output data register ch1	R/W	R/W	UART ch1	XXXXXXX
000027н	SSR1	Serial status register ch1	R, R/W R, R/W		00001000в	
000028н	PWCSL1	PWC control status register	R/W	R/W		0000000в
000029н	PWCSH1	ch1	R, R/W	R, R/W		0000000в
00002Ан	DMO4	DWC data buffer as sister of 4		DAA	PWC timer ch1	XXXXXXXX
00002Вн	PWC1	PWC data buffer register ch1	_	R/W	PVVC timer cn1	XXXXXXXX
00002Сн	DIV1	Divide ratio control register ch1	R/W	R/W		XXXXXX00 _B

Address	Abbrevia- tion	Register	Byte ac- cess	Word ac- cess	Resource name	Initial value			
00002Dн, 00002Eн									
00002Fн	PCKCR	PLL clock control register	W	W	PLL	XXXX0000B			
000030н	ENIR	DTP / Interrupt enable register	R/W	R/W		0000000в			
000031н	EIRR	DTP / Interrupt cause register	R/W	R/W	DTP/	XXXXXXXX			
000032н	ELVRL	Request level setting register (lower byte)	R/W	R/W	external interrupt ch0 to ch7	0000000в			
000033н	ELVRH	Request level setting register (higher byte)	R/W	R/W		0000000в			
000034н		Prohi	bited area	a					
000035н	CDCR0	Clock division ratio control register ch0	R/W	R/W	Communication prescaler ch0	00ХХХ000в			
000036н		Prohi	bited area	a					
000037н	CDCR1	Clock division ratio control register ch1	R/W	R/W	Communication prescaler ch1	00ХХХ000в			
000038н	DDCD0	DDC down counter register sho		В		11111111в			
000039н	PDCR0	PPG down counter register ch0	_	R		11111111в			
00003Ан	PCSR0	PPG period setting register ch0		W	16-bit PPG timer ch0	XXXXXXXXB			
00003Вн	PUSKU	Period Setting register cho	_	VV		XXXXXXXXB			
00003Сн	PDUT0	PPG duty setting register ch0	_	W		XXXXXXXX			
00003Dн	PDOTO	FFG duty setting register tho				XXXXXXXX			
00003Ен	PCNTL0	PPG control status register ch0	R/W	R/W		ХХ000000в			
00003Fн	PCNTH0	1 1 0 control status register cho	R/W	R/W		0000000в			
000040н	PDCR1	PPG down counter register ch1	_	R		11111111в			
000041н	1 DOK1	rro down counter register cm				11111111в			
000042н	PCSR1	PPG period setting register ch1		W		XXXXXXXXB			
000043н	1 001(1	Tr & period setting register of tr		**	16-bit PPG timer	XXXXXXXXB			
000044н	PDUT1	PPG duty setting register ch1		W	ch1	XXXXXXXXB			
000045н		The daily seaming regions on the		VV		XXXXXXXXB			
000046н	PCNTL1	PPG control status register ch1	R/W	R/W		ХХ000000в			
000047н	PCNTH1		R/W	R/W		0000000в			
000048н	PDCR2	PPG down counter register ch2		R		11111111в			
000049н	0	2 22 22 22 22 22 22 22 22 22 22 22 22 2				11111111в			
00004Ан	PCSR2	PPG period setting register ch2	_	W		XXXXXXXXB			
00004Вн	_	, 3 : 3 :			16-bit PPG timer	XXXXXXX			
00004Сн	PDUT2	PPG duty setting register ch2		W	ch2	XXXXXXX			
00004Dн		, 5 - 5			_	XXXXXXXXB			
00004Ен	PCNTL2	PPG control status register ch2	R/W	R/W		ХХ000000в			
00004Fн	PCNTH2	1 1 1 0 1 1 1 1 1 1	R/W	R/W		(Continued)			

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value
000050н	TMDDO	16 hit timer register sho		DAM		XXXXXXXX
000051н	TMRR0	16-bit timer register ch0	_	R/W		XXXXXXXX
000052н	TMDD4	16-bit timer register ch1	_	R/W		XXXXXXXX
000053н	TMRR1					XXXXXXXX
000054н	TMRR2	40 64 45	_	R/W	Moveform generator	XXXXXXXXB
000055н	TWIKKZ	16-bit timer register ch2			Waveform generator	XXXXXXXX
000056н	DTCR0	16-bit timer control register ch0	R/W	R/W		0000000в
000057н	DTCR1	16-bit timer control register ch1	R/W	R/W		0000000в
000058н	DTCR2	16-bit timer control register ch2	R/W	R/W		0000000в
000059н	SIGCR	Waveform control register	R/W	R/W		0000000в
00005Ан	CPCLRB /	Compare clear buffer register/		R/W		11111111в
00005Вн	CPCLR	Compare clear register		IN/VV	16-bit free-running	11111111в
00005Сн	TCDT	Time and data are sisten		R/W	timer	0000000в
00005Dн	TCDT	Timer data register		IN/VV		0000000в
00005Ен	TCCSL	Timer control status register (lower)	R/W	R/W	16-bit free-running	Х000000в
00005Fн	TCCSH	Timer control status register (upper)	R/W	R/W	timer	00000000в
000060н	IDCDO	Innut contura data register abo	_	R		XXXXXXXX
000061н	IPCP0	Input capture data register ch0				XXXXXXXXB
000062н	IPCP1	Input capture data register ch1		R		XXXXXXXXB
000063н	IFCFT					XXXXXXXX
000064н	IPCP2	land santum data a sistemako		R		XXXXXXXXB
000065н	IPCP2	Input capture data register ch2	_	K		XXXXXXXXB
000066н	IPCP3	Input conture data register ab?		R		XXXXXXXX
000067н	IFCF3	Input capture data register ch3	_		16-bit input capture	XXXXXXXX
000068н	PICSL01	Input capture control status register ch0,ch1 (lower)	R/W	R/W	(ch0 to ch3)	00000000в
000069н	PICSH01	PPG output control / Input capture control status register ch0,ch1 (upper)	R/W	R/W		00000000в
00006Ан	ICSL23	Input capture control status register ch2,ch3 (lower)	R/W	R/W		00000000в
00006Вн	ICSH23	Input capture control status register ch2,ch3 (upper)	R	R		XXXXXX00 _B
00006Сн to 00006Ен		Prof	nibited ar	ea		(Continued

Address	Abbreviation	Register	Byte access	Word access	Resource name	Initial value	
00006Fн	ROMM	ROM mirroring function selection register	W	W	ROM mirroring function	XXXXXXX1 _B	
000070н	OCCPB0 /	Output compare buffer register /		R/W		XXXXXXXXB	
000071н	OCCP0	Output compare register ch0		IN/ V V		XXXXXXXXB	
000072н	OCCPB1 /	Output compare buffer register /		R/W		XXXXXXXXB	
000073н	OCCP1	Output compare register ch1		IX/VV		XXXXXXXXB	
000074н	OCCPB2 /	Output compare buffer register /		R/W		XXXXXXXXB	
000075н	OCCP2	Output compare register ch2		IN/ V V		XXXXXXXXB	
000076н	OCCPB3 /	Output compare buffer register /		R/W		XXXXXXXXB	
000077н	OCCP3	Output compare register ch3		IN/ V V		XXXXXXXXB	
000078н	OCCPB4 /	Output compare buffer register /		R/W	Output compare	XXXXXXXXB	
000079н	OCCP4	Output compare register ch4		IN/ V V	(ch0 to ch5)	XXXXXXXXB	
00007Ан	OCCPB5 /	Output compare buffer register /		R/W		XXXXXXXXB	
00007Вн	OCCP5	Output compare register ch5		FC/ VV		XXXXXXXXB	
00007Сн	OCS0	Compare control register ch0	R/W	R/W		00001100в	
00007Dн	OCS1	Compare control register ch1	R/W	R/W		Х1100000в	
00007Ен	OCS2	Compare control register ch2	R/W	R/W		00001100в	
00007Fн	OCS3	Compare control register ch3	R/W	R/W		Х1100000в	
000080н	OCS4	Compare control register ch4	R/W	R/W		00001100в	
000081н	OCS5	Compare control register ch5	R/W	R/W		Х1100000в	
000082н	TMCSRL0	Timer control status register ch0 (lower)	R/W	R/W		00000000в	
000083н	TMCSRH0	Timer control status register ch0 (upper)	R/W	R/W	16-bit reload timer (ch0)	ХХХ10000в	
000084н	TMR0/	16 bit timer register ch0 /		R/W		XXXXXXXXB	
000085н	TMRD0	16-bit reload register ch0		IX/VV		XXXXXXX	
000086н	TMCSRL1	Timer control status register ch1 (lower)	R/W	R/W		00000000в	
000087н	TMCSRH1	Timer control status register ch1 (upper)	R/W	R/W	16-bit reload timer (ch1)	ХХХ10000в	
000088н	TMR1/	16 bit timer register ch1 / 16-bit reload register ch1		DAM		XXXXXXXXB	
000089н	TMRD1			R/W		XXXXXXXX	
00008Ан, 00008Вн		Prohibited area					
00008Сн	RDR0	Port 0 pull-up resistor setting register	R/W	R/W	Port 0	00000000в	
00008Дн	RDR1	Port 1 pull-up resistor setting register	R/W	R/W	Port 1	00000000в	

None	Address	Abbreviation	Register	Byte ac- cess	Word access	Resource name	Initial value			
None	00008Ен	RDR2		R/W	R/W	Port 2	0000000в			
Prohibited area Prohibited area Prohibited area Prohibited area	00008Fн	RDR3		R/W	R/W	Port 3	0000000в			
00009EH PASSR control status register R/W R/W detection XXXX0000s 000040+ DIRR Delayed interrupt cause / clear register R/W R/W Delayed interrupt XXXXXXX0s 0000A0+ LPMCR Low-power consumption mode control register W, R/W W, R/W Low-power consumption control register 00011000s 0000A2+to 0000A7+to 0000A7+to 0000A8+ WDTC Watchdog timer control register R, R/W R, R/W Watchdog timer XXXXXX111s 0000A9+to		Prohibited area								
Clear register Clow-power consumption mode control register Clow-power consumption mode control register Clock selection register R, R/W R, R/W Control register Clock selection register R, R/W R, R/W Control register Clock selection register R, R/W R, R/W Control register Clock selection register R, R/W R, R/W Control register Clock selection register R, R/W R, R/W Control register Consumption Control register Con	00009Ен	PACSR	•	R/W	R/W		XXXX0000B			
Octobable CRSCR Clock selection register R, R/W R, R/W Consumption Control register	00009Fн	DIRR		R/W	R/W	Delayed interrupt	XXXXXXX0 _B			
O000A2H to 0000A7H Prohibited area 0000A8H	0000А0н	LPMCR		W, R/W	W, R/W	-	00011000в			
O000A7H Prohibited area 0000A8H WDTC Watchdog timer control register R, R/W R, R/W Watchdog timer XXXXXX1118 0000A9H TBTC Timebase timer control register W, R/W W, R/W Timebase timer 1XX001008 0000AAH to 0000ADH Prohibited area 0000AEH Flash memory control status register R, R/W R, R/W Flash memory interface circuit 0000X00008 0000AFH Prohibited area 0000B0H ICR00 Interrupt control register 00 R/W R/W R/W 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 00000001118 0000001118 0000001118 000	0000А1н	CKSCR	Clock selection register	R, R/W	R, R/W	control register	11111100в			
0000A9H TBTC Timebase timer control register W, R/W W, R/W Timebase timer 1 XX00100B 0000AAHtO 0000ADH Prohibited area 0000AEH FMCS Flash memory control status register R, R/W R, R/W Flash memory interface circuit 0000X0000B 0000AFH Prohibited area 0000B0H ICR00 Interrupt control register 00 R/W R/W 0000B1H ICR01 Interrupt control register 01 R/W R/W 0000B2H ICR02 Interrupt control register 02 R/W R/W 0000B3H ICR03 Interrupt control register 03 R/W R/W 0000B4H ICR05 Interrupt control register 05 R/W R/W 0000B5H ICR06 Interrupt control register 06 R/W R/W Interrupt control register 07 R/W R/W Interrupt controller 0000B9H			Prof	nibited are	ea					
0000AAHt0 0000ADH Prohibited area 0000AEH FMCS Flash memory control status register R, R/W R, R/W Flash memory interface circuit 000 X0000 B 0000AFH Prohibited area 0000B0H ICR00 Interrupt control register 00 R/W R/W R/W R/W 00000111 B 000000111 B 000000111 B 000000111 B 000000111 B 000000111 B 000000111 B 0000000111 B 000000111 B 000000011 B	0000А8н	WDTC	Watchdog timer control register	R, R/W	R, R/W	Watchdog timer	XXXXX111 _B			
0000ADH FMCS Flash memory control status register R, R/W R, R/W Flash memory interface circuit 000 X0000 B 0000AFH Prohibited area 0000B0H ICR00 Interrupt control register 00 R/W R/W 0000B2H ICR01 Interrupt control register 01 R/W R/W 0000B3H ICR02 Interrupt control register 02 R/W R/W 0000B4H ICR03 Interrupt control register 04 R/W R/W 0000B5H ICR05 Interrupt control register 05 R/W R/W 0000B6H ICR06 Interrupt control register 06 R/W R/W 0000B7H ICR07 Interrupt control register 07 R/W R/W 0000B8H ICR08 Interrupt control register 08 R/W R/W 0000B9H ICR09 Interrupt control register 09 R/W R/W 0000BH ICR11 Interrupt control register 11 R/W R/W 0000BH ICR12 Interrupt control register 12 R/W R/W <	0000А9н	TBTC	Timebase timer control register	W, R/W	W, R/W	Timebase timer	1ХХ00100в			
register R, RW R, RW interface circuit 000XX0008 0000AFH Prohibited area 0000B0H ICR00 Interrupt control register 00 R/W R/W 0000B1H ICR01 Interrupt control register 01 R/W R/W 0000B2H ICR02 Interrupt control register 02 R/W R/W 0000B3H ICR03 Interrupt control register 03 R/W R/W 0000B4H ICR04 Interrupt control register 04 R/W R/W 0000B5H ICR05 Interrupt control register 05 R/W R/W 0000B6H ICR06 Interrupt control register 06 R/W R/W 0000B7H ICR07 Interrupt control register 07 R/W R/W 0000B8H ICR08 Interrupt control register 08 R/W R/W 0000BAH ICR10 Interrupt control register 10 R/W R/W 0000BBH ICR11 Interrupt control register 11 R/W R/W 0000BCH ICR12 <td></td> <td></td> <td colspan="8">Prohibited area</td>			Prohibited area							
0000В0н ICR00 Interrupt control register 00 R/W R/W Q0000111в 00000111в 000000111в 000000111в 000000111в 000000111в	0000АЕн	FMCS								
0000B1H ICR01 Interrupt control register 01 R/W R/W 0000B2H ICR02 Interrupt control register 02 R/W R/W 0000B3H ICR03 Interrupt control register 03 R/W R/W 0000B4H ICR04 Interrupt control register 04 R/W R/W 0000B5H ICR05 Interrupt control register 05 R/W R/W 0000B6H ICR06 Interrupt control register 06 R/W R/W 0000B7H ICR07 Interrupt control register 07 R/W R/W 0000B8H ICR08 Interrupt control register 08 R/W R/W 0000BAH ICR09 Interrupt control register 09 R/W R/W 0000BBH ICR10 Interrupt control register 11 R/W R/W 0000BCH ICR12 Interrupt control register 12 R/W R/W 0000BBH ICR13 Interrupt control register 13 R/W R/W 0000BBH ICR14 Interrupt control register 14 R/W R/W	0000АГн		Prof	nibited are	ea					
0000B2H ICR02 Interrupt control register 02 R/W R/W 0000B3H ICR03 Interrupt control register 03 R/W R/W 0000B4H ICR04 Interrupt control register 04 R/W R/W 0000B5H ICR05 Interrupt control register 05 R/W R/W 0000B6H ICR06 Interrupt control register 06 R/W R/W 0000B7H ICR07 Interrupt control register 07 R/W R/W 0000B8H ICR08 Interrupt control register 08 R/W R/W 0000B9H ICR09 Interrupt control register 09 R/W R/W 0000BH ICR10 Interrupt control register 10 R/W R/W 0000BCH ICR12 Interrupt control register 11 R/W R/W 0000BDH ICR13 Interrupt control register 13 R/W R/W 0000BEH ICR14 Interrupt control register 14 R/W R/W	0000В0н	ICR00	Interrupt control register 00	R/W	R/W		00000111в			
0000ВЗН ICR03 Interrupt control register 03 R/W R/W 0000ВЗН ICR04 Interrupt control register 04 R/W R/W 0000ВБН ICR05 Interrupt control register 05 R/W R/W 0000ВБН ICR06 Interrupt control register 06 R/W R/W 0000В7Н ICR07 Interrupt control register 07 R/W R/W 0000ВВН ICR08 Interrupt control register 08 R/W R/W 0000ВРН ICR09 Interrupt control register 09 R/W R/W 0000ВВН ICR10 Interrupt control register 10 R/W R/W 0000ВСН ICR12 Interrupt control register 11 R/W R/W 0000ВСН ICR13 Interrupt control register 13 R/W R/W 0000ВСН ICR14 Interrupt control register 14 R/W R/W	0000В1н	ICR01	Interrupt control register 01	R/W	R/W		00000111в			
0000В4н ICR04 Interrupt control register 04 R/W R/W R/W 00000111в 000000111в 000000111в 000000111в 000000111в 000000111в	0000В2н	ICR02	Interrupt control register 02	R/W	R/W		00000111в			
0000B5H ICR05 Interrupt control register 05 R/W R/W 0000B6H ICR06 Interrupt control register 06 R/W R/W 0000B7H ICR07 Interrupt control register 07 R/W R/W 0000B8H ICR08 Interrupt control register 08 R/W R/W 0000B9H ICR09 Interrupt control register 09 R/W R/W 0000BAH ICR10 Interrupt control register 10 R/W R/W 0000BBH ICR11 Interrupt control register 11 R/W R/W 0000BCH ICR12 Interrupt control register 12 R/W R/W 0000BBH ICR13 Interrupt control register 13 R/W R/W 0000BEH ICR14 Interrupt control register 14 R/W R/W	0000ВЗн	ICR03	Interrupt control register 03	R/W	R/W		00000111в			
0000B6H ICR06 Interrupt control register 06 R/W R/W R/W 00000111B 0000B7H ICR07 Interrupt control register 07 R/W R/W R/W 00000111B 00000111B 0000B8H ICR08 Interrupt control register 08 R/W R/W R/W 00000111B 000000111B 000000000000000000000000000000000000	0000В4н	ICR04	Interrupt control register 04	R/W	R/W		00000111в			
0000В7н ICR07 Interrupt control register 07 R/W R/W R/W Interrupt control register 08 R/W R/W R/W Interrupt controller 000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 0000001118 000000000000000000000000000000000000	0000В5н	ICR05	Interrupt control register 05	R/W	R/W		00000111в			
0000В8н ICR08 Interrupt control register 08 R/W R/W Controller 00000111в 0000В9н ICR09 Interrupt control register 09 R/W R/W 00000111в 0000ВАн ICR10 Interrupt control register 10 R/W R/W 0000ВВн ICR11 Interrupt control register 11 R/W R/W 0000ВСн ICR12 Interrupt control register 12 R/W R/W 0000ВВн ICR13 Interrupt control register 13 R/W R/W 0000ВЕн ICR14 Interrupt control register 14 R/W R/W	0000В6н	ICR06	Interrupt control register 06	R/W	R/W		00000111в			
0000В9н ICR09 Interrupt control register 09 R/W R/W 00000111в 0000ВАн ICR10 Interrupt control register 10 R/W R/W 00000111в 0000ВВн ICR11 Interrupt control register 11 R/W R/W 00000111в 0000ВСн ICR12 Interrupt control register 12 R/W R/W 00000111в 0000ВВн ICR13 Interrupt control register 13 R/W R/W 00000111в 0000ВЕн ICR14 Interrupt control register 14 R/W R/W 00000111в	0000В7н	ICR07	Interrupt control register 07	R/W	R/W	Interrupt	00000111в			
0000BAH ICR10 Interrupt control register 10 R/W R/W 00000111B 0000BBH ICR11 Interrupt control register 11 R/W R/W 00000111B 0000BCH ICR12 Interrupt control register 12 R/W R/W 00000111B 0000BDH ICR13 Interrupt control register 13 R/W R/W 00000111B 0000BEH ICR14 Interrupt control register 14 R/W R/W	0000В8н	ICR08	Interrupt control register 08	R/W	R/W	controller	00000111в			
0000BBH ICR11 Interrupt control register 11 R/W R/W 0000BCH ICR12 Interrupt control register 12 R/W R/W 0000BDH ICR13 Interrupt control register 13 R/W R/W 0000BEH ICR14 Interrupt control register 14 R/W R/W	0000В9н	ICR09	Interrupt control register 09	R/W	R/W		00000111в			
0000BCH ICR12 Interrupt control register 12 R/W R/W 0000BDH ICR13 Interrupt control register 13 R/W R/W 0000BEH ICR14 Interrupt control register 14 R/W R/W	0000ВАн	ICR10	Interrupt control register 10	R/W	R/W		00000111в			
0000BDH ICR13 Interrupt control register 13 R/W R/W 000001118 0000BEH ICR14 Interrupt control register 14 R/W R/W 000001118	0000ВВн	ICR11	Interrupt control register 11	R/W	R/W		00000111в			
0000BEH ICR14 Interrupt control register 14 R/W R/W 00000111B	0000ВСн	ICR12	Interrupt control register 12	R/W	R/W		00000111в			
	0000ВДн	ICR13	Interrupt control register 13	R/W	R/W		00000111в			
0000BF _H ICR15 Interrupt control register 15 R/W R/W 00000111 _B	0000ВЕн	ICR14	Interrupt control register 14	R/W	R/W		00000111в			
	0000ВFн	ICR15	Interrupt control register 15	R/W	R/W		00000111в			

(Continued)

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
0000С0н	PWCSL0	PWC control status register	R/W	R/W		0000000в
0000С1н	PWCSH0	ch0	R, R/W	R, R/W		0000000в
0000С2н	PWC0	DIVIC data buffer register abo		R/W	PWC timer (ch0)	XXXXXXX
0000СЗн	PVVCU	PWC data buffer register ch0	_	IK/VV	1 VVO annot (ono)	XXXXXXX
0000С4н	DIV0	Divide ratio control register ch0	R/W	R/W		XXXXXX00 _B
0000С5н	ADER0	A/D input enable register 0	R/W	R/W	Port 6, A/D	11111111в
0000С6н	ADCS0	A/D control status register 0	R/W	R/W		000XXXX0 _B
0000С7н	ADCS1	A/D control status register 1	W, R/W	W, R/W	0/40 1 % 4 /D	000000XB
0000С8н	ADCR0	A/D data register 0	R	R		XXXXXXXXB
0000С9н	ADCR1	A/D data register 1	R	R	8/10-bit A/D converter	XXXXXXXXB
0000САн	ADSR0	A/D setting register 0	R/W	R/W		0000000в
0000СВн	ADSR1	A/D setting register 1	R/W	R/W		0000000в
0000ССн	DAT0	D/A data register 0	R/W	R/W		XXXXXXXX
0000СДн	DAT1	D/A data register 1	R/W	R/W	8-bit D/A converter	XXXXXXXXB
0000СЕн	DACR0	D/A control register 0	R/W	R/W		XXXXXXX0 _B
0000СFн	DACR1	D/A control register 1	R/W	R/W		XXXXXXX0 _B
0000D0н	ADER1	A/D input enable register 1	R/W	R/W	Port 7, A/D	11111111в
0000D1нto 0000EFн		P	rohibited	area		
0000F0нtо 0000FFн		ı	External a	area		
001FF0н	PADRL0	Program address detection register 0 (lower)	R/W	R/W		XXXXXXXX
001FF1н	PADRM0	Program address detection register 0 (middle)	R/W	R/W		XXXXXXXX
001FF2н	PADRH0	Program address detection register 0 (higher)	R/W	R/W	Address match	XXXXXXXX
001FF3н	PADRL1	Program address detection register 1 (lower)	R/W	R/W	detection	XXXXXXXX
001FF4н	PADRM1	Program address detection register 1 (middle)	R/W	R/W		XXXXXXXX
001FF5н	PADRH1	Program address detection register 1 (higher)	R/W	R/W		XXXXXXXXB

• Meaning of abbreviations used for reading and writing

R/W: Read and write enabled

R : Read-only W : Write-only

• Explanation of initial values

0 : The bit is initialized to "0".1 : The bit is initialized to "1".

X : The initial value of the bit is undefined.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El ² OS support	Interrupt vector			Interrupt control register		Priority	
	Support	Number		Address	ICR	Address		
Reset	×	#08	08н	FFFFDC _H	_	_	High	
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_		
Exception processing	×	#10	0Ан	FFFFD4 _H	_	_	1 ,	
A/D converter conversion termination	0	#11	0Вн	FFFFD0 _H	IODOO	000000	1 1	
Output compare ch0 match	0	#12	0Сн	FFFFCC _H	ICR00	0000В0н		
End of measurement by PWC timer ch0 / PWC timer ch0 overflow	0	#13	0Дн	FFFC8 _H	ICR01	0000В1н		
16-bit PPG timer ch0	0	#14	0Ен	FFFFC4 _H				
Output compare ch1 match	0	#15	0Гн	FFFFC0 _H	ICR02	000000		
16-bit PPG timer ch1	0	#16	10н	FFFFBC⊦	ICR02	0000В2н		
Output compare ch2 match	0	#17	11н	FFFFB8 _H	IODOO	000000]	
16-bit reload timer ch1 underflow	0	#18	12н	FFFFB4 _H	ICR03	0000ВЗн		
Output compare ch3 match	0	#19	13н	FFFFB0 _H			1	
DTP/ext. interrupt ch0/ch1 detection	0	# 00	4.4		ICR04	0000В4н		
DTTI	\triangle	#20	14н	FFFFACH				
Output compare ch4 match	0	#21	15н	FFFFA8⊦	10005	000005		
DTP/ext. interrupt ch2/ch3 detection	0	#22	16н	FFFFA4⊦ı	ICR05	0000В5н		
Output compare ch5 match	0	#23	17н	FFFFA0 _H				
End of measurement by PWC timer ch1 / PWC timer ch1 overflow	0	#24	18н	FFFF9C _H	ICR06	0000В6н		
DTP/ext. interrupt ch4 detection	0	#25	19н	FFFF98 _H	10007	000007		
DTP/ext. interrupt ch5 detection	0	#26	1Ан	FFFF94 _H	ICR07	0000В7н		
DTP/ext. interrupt ch6 detection	0	#27	1Вн	FFFF90⊦	IODOO	000000		
DTP/ext. interrupt ch7 detection	0	#28	1Сн	FFFF8C _H	ICR08	0000В8н		
Waveform generator 16-bit timers ch0/ch1/ch2 underflow	Δ	#29	1Dн	FFFF88 _H	ICR09	0000В9н		
16-bit reload timer ch0 underflow	0	#30	1Ен	FFFF84 _H				
16-bit free-running timer zero detect	Δ	#31	1 Fн	FFFF80 _H	ICR10	0000ВАн		
16-bit PPG timer ch2	0	#32	20н	FFFF7C _H	ICKIU	UUUUDAH		
Input capture ch0/ch1	0	#33	21н	FFFF78 _H	ICR11	0000ВВн		
16-bit free-running timer compare clear	Δ	#34	22н	FFFF74 _H	ICKII	UUUUDDH		
Input capture ch2/ch3	0	#35	23н	FFFF70 _H	ICR12	0000ВСн] [
Timebase timer	Δ	#36	24н	FFFF6C _H	ICKIZ	UUUUBCH		
UART ch1 receive	0	#37	25н	FFFF68 _H	ICD40	000000]	
UART ch1 send	Δ	#38	26н	FFFF64 _H	ICR13	0000ВDн		
UART ch0 receive	0	#39	27н	FFFF60 _H	10014	000005	1 ↓	
UART ch0 send	Δ	#40	28н	FFFF5C _H	ICR14	0000ВЕн		
Flash memory status	Δ	#41	29н	FFFF58 _H	100.45	000005	1	
Delayed interrupt generator module	Δ	#42	2Ан	FFFF54 _H	ICR15	0000ВFн	Low	

Can be used and support the El²OS stop request.

^{○ :} Can be used and interrupt request flag is cleared by El²OS interrupt clear signal.

 $[\]times$: Cannot be used.

 $[\]triangle$: Usable when an interrupt cause that shares the ICR is not used.

■ PERIPHERAL RESOURCES

1. Low-power Consumption Control Circuit

The MB90820 series has the following CPU operating mode configured by selection of an operating clock and clock operation control.

• Clock mode

PLL clock mode : A PLL clock that is a multiple of the oscillation clock (HCLK) frequency is used to operate

the CPU and peripheral functions.

Main clock mode: The main clock, with a frequency one-half that of the oscillation clock (HCLK), is used to

operate the CPU and peripheral functions. In main clock mode, the PLL divide circuit

is inactive.

• CPU intermittent operation mode

CPU intermittent operation mode causes the CPU to operate intermittently, while high-speed clock pulses are supplied to peripheral functions, reducing power consumption. In CPU intermittent operation mode, clock pulses are supplied intermittently to the CPU when it is accessing a register, internal memory, a peripheral function, or an external unit.

Standby mode

In standby mode, the low power consumption control circuit reduces power consumption by stopping;

- The supply of the clock to CPU (sleep mode)
- CPU and peripheral functions (timebase timer mode)
- The oscillation clock itself (stop mode)
- PLL sleep mode

PLL sleep mode is activated to stop the CPU operating clock when the microcontroller enters PLL clock mode; other components continue to operate on the PLL clock.

Main sleep mode

Main sleep mode is activated to stop the CPU operating clock when the microcontroller enters main clock mode; other components continue to operate on the main clock.

PLL timebase timer mode


PLL timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, PLL clock and timebase timer, to stop. All functions other than the timebase timer are deactivated.


· Main timebase timer mode

Main timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, main clock and the timebase timer, to stop. All functions other than the timebase timer are deactivated.

Stop mode

Stop mode causes the source oscillation to stop. All functions are deactivated.





2. I/O Ports

(1) Outline of I/O ports

Each I/O port outputs data from CPU to I/O pins or inputs signals from I/O pins to CPU through port data register (PDR). Direction of the data flow (input or output) for each I/O pin can be designated in bit unit by port data direction register (DDR). The function of each port and the resource I/O multiplexed with it are described below:

- Port 0 : General-purpose I/O port/resource (PWC timer)
- Port 1 : General-purpose I/O port/resources (DTP / Multi-functional timer)
- Port 2 : General-purpose I/O port/resource (16-bit reload timer)
- Port 3 : General-purpose I/O port/resource (16-bit PPG timer)
- Port 4 : General-purpose I/O port/resources (16-bit PPG timer / 16-bit reload timer / UART / PWC)
- Port 5 : General-purpose I/O port/resources (16-bit PPG timer / DTP)
- Port 6 : General-purpose I/O port/resource (8/10-bit A/D converter)
- Port 7 : General-purpose I/O port/resources (8/10-bit A/D converter / 8-bit D/A converter / UART/ 16-bit free-running timer / 16-bit input capture)
- Port 8 : General-purpose I/O port/resources (16-bit input capture / Multi-functional timer)

(2) Register configuration


Register	Read/Write	Address	Initial value
Port 0 data register (PDR0)	R/W	00000н	XXXXXXXXB
Port 1 data register (PDR1)	R/W	000001н	XXXXXXXX
Port 2 data register (PDR2)	R/W	000002н	XXXXXXXXB
Port 3 data register (PDR3)	R/W	000003н	XXXXXXXX
Port 4 data register (PDR4)	R/W	000004н	XXXXXXXX
Port 5 data register (PDR5)	R/W	00005н	XXXXXXXXB
Port 6 data register (PDR6)	R/W	000006н	XXXXXXXX
Port 7 data register (PDR7)	R/W	000007н	XXXXXXXXB
Port 8 data register (PDR8)	R/W	000008н	XXXXXXXXB
Port 0 data direction register (DDR0)	R/W	000010н	0000000в
Port 1 data direction register (DDR1)	R/W	000011н	0000000в
Port 2 data direction register (DDR2)	R/W	000012н	0000000в
Port 3 data direction register (DDR3)	R/W	000013н	0000000в
Port 4 data direction register (DDR4)	R/W	000014н	0000000в
Port 5 data direction register (DDR5)	R/W	000015н	XXXXXX00 _B
Port 6 data direction register (DDR6)	R/W	000016н	0000000в
Port 7 data direction register (DDR7)	R/W	000017н	0000000в
Port 8 data direction register (DDR8)	R/W	000018н	0000000в
A/D input enable register (ADER0)	R/W	0000С5н	11111111в
A/D input enable register (ADER1)	R/W	0000D0н	11111111в
Port 0 pull-up resistor setting register (RDR0)	R/W	00008Сн	0000000в
Port 1 pull-up resistor setting register (RDR1)	R/W	00008Дн	0000000в
Port 2 pull-up resistor setting register (RDR2)	R/W	00008Ен	0000000в
Port 3 pull-up resistor setting register (RDR3)	R/W	00008Fн	0000000в

R/W: Read/write enabled


X: Undefined

(3) Block diagram


• Block diagram of Port 0 (P00 to P06), Port 1 (P17) and Port 2 (excluding P21) pins




• Block diagram of Port 0 (P07) and Port 2 (P21) pins




• Block diagram of Port 1 (P10 to P16) pins




• Block diagram of Port 3 (excluding P37) pins




• Block diagram of Port 3 (P37) pin




• Block diagram of Port 4 pins (excluding P41, P45 and P46) pins





• Block diagram of Port 4 (P41 and P46) pins




• Block diagram of P45 pin









• Block diagram of Port 6 pins




• Block diagram of Port 7 (P70 and P71) pins




• Block diagram of P72 pin




• Block diagram of Port 7(P73 and P74) pins




• Block diagram of Port 7 (P75 to P77) pins



• Block diagram of Port 8 (P80 and P81) pins





3. Timebase Timer

The timebase timer is an 18-bit free-running counter (timebase counter) that counts up in synchronization with the internal count clock (divided by 1/2 of oscillation clock).

Features of timebase timer:

- · Generates the interruption at counter-overflow
- Supports for El²OS
- Interval timer function:

Generates an interrupt at four different time intervals


• Clock supply function:

Four different clock can be selected as watchdog timer's count clock Supply clock for oscillation stabilization

(1) Register configuration

Timebase Timer Control Register									
	15	14	13	12	11	10	9	8 <	□ Bit number
Address: 0000A9 _H	Reserved	-	_	TBIE	TBOF	TBR	TBC1	TBC0	TBTC
Read/write ⇨ Initial value ⇨		_ X	_ X	R/W 0	R/W 0	W 1	R/W 0	R/W 0	_

(2) Block diagram




4. Watchdog Timer


The watchdog timer is a 2-bit counter that uses the timebase timer's supply clock as the count clock. After activation, if the watchdog timer is not cleared within a given period, the CPU will be reset.

Features of watchdog timer:
 Reset CPU at four different time intervals
 Indicate the reset causes by status bits

(1) Register configuration



(2) Block diagram



5. 16-bit reload timer (\times 2)

The 16-bit reload timer provides two operating mode, internal clock mode and event count mode. In each operating mode, the 16-bit down counter can be reloaded (reload mode) or stopped by underflow (one-shot mode).

Output pins TO1 and TO0 are able to output different waveform according to the counter operating mode. TO1 and TO0 toggles when counter underflows if counter is operated as reload mode. TO1 and TO0 output specified level (H or L) during counting if the counter is in one-shot mode.

Features of the 16-bit reload timer:

- · Interrupt when timer underflows
- Supports for El²OS
- Internal clock operating mode :

Three internal count clocks can be selected.

Counter can be activated by software or external trigger (signal at TIN1 and TIN0 pins).


Counter can be reloaded or stopped when underflow after activated.

• Event count operating mode :


Counter counts down one by one with specified edge at TIN1 and TIN0 pins.

Counter can be reloaded or stopped when underflow.

(1) Register configuration



Note: Registers TMR0, TMR1/TMRD0, TMRD1 are word access only.




6. 16-bit PPG Timer (\times 3)


The 16-bit PPG timer consists of a 16-bit down counter, prescaler, 16-bit period setting register, 16-bit duty setting register, 16-bit control register and a PPG output pin. This module can be used to output pulses synchronized by software trigger or GATE signal from Multi-functional timer, refer to "7. Multi-functional Timer".

Features of 16-bit PPG timer:

- Two operating mode: PWM and One-shot mode
- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected
- Interrupt is generated when trigger signal or counter borrow occurs, or when PPG output is changed
- Supports for El²OS


(1) Register configuration





Note: Registers PDCR0 to PDCR2, PCSR0 to PCSR2 and PDUT0 to PDUT2 are word access only.

(2) Block diagram



7. Multi-functional Timer

The 16-bit multi-functional timer module consists of one 16-bit free-running timer, four input capture circuits, six output comparators and one channel of 16-bit PPG timer. This module allows six independent waveforms generated by PPG timer or waveform generator to be outputted. With the 16-bit free-running timer and the input capture circuit, input pulse width and external clock period measurement can be done.

(1) 16-bit free-running timer (1 channel)

- The 16-bit free-running timer consists of a 16-bit up counter, 16-bit up-down counter, timer control status register, 16-bit compare clear register (with buffer register) and a prescaler.
- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected. (φ is the machine clock.)
- Two types of interrupt causes :
 - Compare clear interrupt is generated when there is a comparing match with compare clear register and 16-bit free-running timer.
 - Zero detection interrupt is generated while 16-bit free-running timer is detected as zero in count value.
- EI2OS supported.
- Compare-clear register buffer provided :

The selectable buffer enables the 16-bit free-running timer update its compare-clear register automatically without stop the timer operation. User can read the next compare-clear value to the compare-clear register when the timer is running. The compare-clear register will be updated when the timer value is "0000H"

- Reset, software clear, compare match with compare clear register in up-count mode will reset the counter value to "0000H".
- Supply clock to output compare module :

The prescaler output is acted as the count clock of the output compare.

(2) Output compare module (6 channels)

- The output compare module consists of six 16-bit output compare registers (with selectable buffer register), compare output latch and compare control registers. An interrupt is generated and output level is inverted when the value of 16-bit free-running timer and output compare register are matched.
- 6 output compare registers can be operated independently.
- Output pins and interrupt flag are corresponding to each output compare register.
- 2 output compare registers can be paired to control the output pins.
- Inverts output pins by using 2 output compare registers together.
- Setting the initial value for each output pin is possible.
- Interrupt is generated when there is a comparing match with output compare register and 16-bit free-running timer.
- El²OS supported.

(3) Input capture module (4 channels)

Input capture consists of 4 independent external input pins, the corresponding input capture data register and input capture control status register. By detecting any edge of the input signal from the external pin, the value of the 16-bit free-running timer can be stored in the capture register and an interrupt is generated simultaneously.

- Operations synchronized with the 16-bit free-running timer's count clock.
- 3 types of trigger edge (rising edge, falling edge and both edge) of the external input signal can be selected and there is indication bit to show the trigger edge is rising or falling.
- 4 input captures can be operated independently.
- Two independent interrupts are generated when detecting a valid edge from external input.
- EI²OS supported.

(4) 16-bit PPG timer (1 channel)

The 16-bit PPG timer 0 is used to provide a PPG signal for waveform generator. (See section "6. 16-bit PPG Timer (× 3) ".)

(5) Waveform generator module

The waveform generator consists of three 16-bit timer registers, three 16-bit timer control registers and a waveform control register.

With waveform generator, it is possible to generate real time output, 16-bit PPG waveform output, non-overlap 3-phase waveform output for inverter control and DC chopper waveform output.


- It is possible to generate a non-overlap waveform output based on dead-time of 16-bit timer. (Dead-time timer function)
- It is possible to generate a non-overlap waveform output when realtime output is operated in 2-channel mode. (Dead-time timer function)
- By detecting realtime output compare match, GATE signal of the PPG timer operation will be generated to start or stop PPG timer operation. (GATE function)
- When a match is detected by real time output compare, the 16-bit timer is activated. The PPG timer can be started or stopped easily by generating a GATE signal for PPG operation until the 16-bit timer stops. (GATE function)
- Force to stop output waveform using DTTI pin input.
- Interrupt is generated when DTTI active or 16-bit timer underflow.
- El²OS is supported.

(6) Register configuration

• 16-bit free-running timer registers


Timer Control Status Register (Upper)									
_	15	14	13	12	11	10	9	8 <	<□ Bit
Address: 00005F _H	ECKE	IRQZF	IRQZE	MSI2	MSI1	MSI0	ICLR	ICRE	TCCSH
Read/write ⇔ Initial value ⇔		R/W 0	_						
Timer Control Status Regis	Timer Control Status Register (Lower)								
_	7	6	5	4	3	2	1	0	<□ Bit
Address: 00005EH	_	BFE	STOP	MODE	SCLR	CLK2	CLK1	CLK0	TCCSL
Read/write ⊏ Initial value ⊏		R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	_
Timer Data Register (Uppe	er) 15	14	13	12	11	10	9	8 <	<□ Bit
Address: 00005DH	T15	T14	T13	T12	T11	T10	T09	T08	TCDT
Read/write Initial value	1 (/ V V	R/W 0							
Timer Data Register (Lowe	r) ₇	6	5	4	3	2	1	0	<⊐ Bit
Address: 00005C _H	T07	T06	T05	T04	T03	T02	T01	T00	TCDT
Read/write ⊏ Initial value ⊏	,	R/W	_						
	0	0	0	0	0	0	0	0	

(Continued)




Note: Registers TCDT, CPCLRB/CPCLR are word access only.

Output compare registers




Note: Register OCCPB0 to OCCPB5 and OCCP0 to OCCP5 are word access only.

Input capture registers




Note: Registers IPCP0 to IPCP3 are word access only.



Note: Registers TMRR0 to TMRR2 are word access only.

• MCU to 3-phase Motor Interface Circuit




RTO0 (U), RTO2 (V), RTO4 (W) are called "UPPER ARM". RTO1 (X), RTO3 (Y), RTO5 (Z) are called "LOWER ARM".

RTO0 (U) and RTO1 (X) are called "non-overlapping output pair". RTO2 (V) and RTO3 (Y) are called "non-overlapping output pair". RTO4 (W) and RTO5 (Z) are called "non-overlapping output pair".


(U), (V), (W) are the 3-phase coil connection.

• 3-phase Motor Coil Connection Circuit




(7) Block diagram


• Block diagram of Multi-functional timer




Interrupt #12	Output compare 0	Interrupt #31	Zero detect
Interrupt #15	Output compare 1	Interrupt #34	Compare clear
Interrupt #17	Output compare 2	Interrupt #33	input compare 0/1
Interrupt #19	Output compare 3	Interrupt #35	input compare 2/3
Interrupt #21	Output compare 4		
Interrupt #23	Output compare 5		




• Block diagram of 16-bit output compare



• Block diagram of 16-bit input capture





8. PWC Timer (\times 2)

The PWC (pulse width count) timer is a 16-bit multi-functional up counter with reload timer functions and input signal pulse width count functions.

The PWC timer consists of a 16-bit counter, an input pulse divider, a division ratio control register, a count input pin, a pulse output pin, and a 16-bit control register.

The PWC timer has the following features:


- Interruption is generated when timer overflow or end of PWC measurement.
- El²OS is supported.
- Timer functions :
 - Generates an interrupt request at set time intervals.
 - Outputs pulse signals synchronized with the timer cycle.
 - Selects the counter clock from three internal clocks.
- Pulse-width count functions:
 - Counts the time between external pulse input events.
 - Selects the counter clock from three internal clocks.
 - Count mode:
 - H pulse width (rising edge to falling edge) / L pulse width (falling edge to rising edge)
 - Rising-edge cycle (rising edge to falling edge) / Falling-edge cycle (falling edge to rising edge)
 - Count between edges (rising or falling edge to falling or rising edge)

Capable of counting cycles by dividing input pulses by 2², 2⁴, 2⁶, 2⁸ using an 8-bit input divider.

Generates an interrupt request upon the completion of count operation.


Selects single or consecutive count operation.

(1) Register configuration




Note: Registers PWC0, PWC1 are word access only.

(Continued)



Note: Registers PWC0, PWC1 are word access only.



9. UART (×2)


The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication. The UART has the following features:


- Full-duplex double buffering
- Capable of asynchronous (start-stop bit) and CLK-synchronous communications
- Support for the multiprocessor mode
- Various method of baud rate generation :
 - External clock input possible
 - Internal clock (a clock supplied from 16-bit reload timer can be used.)
 - Embedded dedicated baud rate generator

Operation	Baud rate
Asynchronous	31250/9615/4808/2404/1202 bps
CLK synchronous	2 M/1 M/500 K/250 K/125 K/62.5K bps

Note: Assuming internal machine clock frequencies of 6 MHz, 8 MHz, 10 MHz, 12 MHz, and 16 MHz.

- Error detection functions (parity, framing, overrun)
- NRZ (Non Return to Zero) signal format
- Interrupt request :
 - Receive interrupt (receive complete, receive error detection)
 - Transmit interrupt (transmission complete)
 - Transmit / receive conforms to extended intelligent I/O service (EI2OS).






10. DTP/External Interrupts


The DTP/external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU accepts the signal using the same procedure it uses for normal hardware interrupts and generates external interrupts or activates the extended intelligent I/O service (EI²OS).

Features of DTP/External Interrupt:

- Total 8 external interrupt channels.
- Two request levels ("H" and "L") are provided for the intelligent I/O service.
- Four request levels (rising edge, falling edge, "H" level and "L" level) are provided for external interrupt requests.

(1) Register configuration







11. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate a task switching interrupt. Interrupt requests to the $F^2MC-16LX$ CPU can be generated and cleared by software using this module.

(1) Register configuration







12. A/D Converter


The A/D converter converts the analog voltage input (input voltage) to an analog input pin to a digital value. It has the following features:


- The minimum conversion time is 3 µs (for a machine clock of 24 MHz; including sampling time).
- The converter uses the RC-type successive approximation conversion method with a sample and hold circuit.
- A resolution of 10 bits or 8 bits can be set.
- Up to 16 channels for analog input pins can be selected by a program.
- Various conversion mode :
 - Single conversion mode : Selectively convert one channel.
 - Scan conversion mode: Continuously convert multiple channels. Maximum of 16 selectable channels.
 - Continuous conversion mode : Repeatedly convert specified channels.
 - Stop conversion mode: Convert one channel then halt until the next activation (enables synchronization of the conversion start timing).
- At the end of A/D conversion, an interrupt request can be generated and El2OS can be activated.
- In the interrupt-enabled state, the conversion data protection function prevents any part of the data from being lost through continuous conversion.
- The conversion can be activated by software, 16-bit reload timer 1 (rising edge) and 16-bit free-running timer zero detection edge.

(1) Register configuration

VD Control Status Regis	15	14	13	12	11	10	9	8 <=	Bit
Г	10	17	13	12		10	<u> </u>	- 	•
Address: 00000C7 _H	BUSY	INT	INTE	PAUS	STS1	STS0	STRT	_	ADCS1
Read/write ⊨>	R/W	R/W	R/W	R/W	R/W	R/W	W	_	
Initial value ⇒	0	0	0	0	0	0	0	X	
A/D Control Status Register 0 (lower)									
	7	6	5	4	3	2	1	0 <=	Bit
Address: 0000C6H	MD1	MD0	S10	_	_	_	_	Reserved	ADCS0
Read/write	1 (/ V V	R/W	R/W	_	_	_	_		
Initial value =	> 0	0	0	Χ	Х	Χ	Χ	0	
A/D Data Register 1 (upper)									
	15	14	13	12	11	10	9	8 <	ʻ⊐ Bit —
Address: 00000C9 _H	_	_	_	_	_	_	D9	D8	ADCR1
Read/write =		_	-	-	_	_	R	R	
Initial value =	> X	Χ	Х	Х	Χ	Χ	Χ	X	
A/D Data Register 0 (lowe	or)								
VD Data Register 0 (10We	7	6	5	4	3	2	1	0 <	⊐ Bit
Address: 0000C8 _H	D7	D6	D5	D4	D3	D2	D1	D0	ADCR0
Read/write	. 17	R	R	R	R	R	R	R	-1
Initial value	⇒ X	Χ	Χ	X	X	X	Χ	Χ	

(Continued)





13. D/A Converter

The D/A converter is used to generate an analog output from an 8-bit digital input. By setting the enable bit in the D/A control register (DACR) to 1, it will enable the corresponding D/A output channel. Hence, setting this bit to 0 will disable that channel.

If D/A output is disabled, the analog switch inserted to the output of each D/A converter channel in series is turned off. In the D/A converter, the bit is cleared to 0 and the direct-current path is shut off. The above is also true in the stop mode.


The output voltage of the D/A converter ranges from 0 V to $255/256 \times AVcc$. To change the output voltage range, adjust the AVcc voltage externally.


The D/A converter output does not have the internal buffer amplifier. The analog switch (= 100 Ω) is inserted to the output in series. To apply load to the output externally, estimate a sufficient stabilization time.

Table below lists the theoretical values of output voltage of the D/A converter.

Value written to DA07 to DA00 and DA17 to DA10	Theoretical value of output voltage					
00н	0/256 × AVcc (= 0 V)					
01н	1/256 × AVcc					
02н	2/256 × AVcc					
:	:					
FDH	253/256 × AVcc					
FEH	254/256 × AVcc					
FFн	255/256 × AVcc					

(1) Register configuration






14. ROM Correction Function


When the corresponding address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01H). When executing a set instruction, the CPU executes the INT9 instruction. The address detection function is implemented by processing using the INT9 instruction routine.

The device contains two address detection registers, each provided with a compare enable bit. When the value set in the address detection register matches an address and the interrupt enable bit is "1", the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code.

(1) Register configuration Program Address Detection Control Status Register 7 3 2 1 0 <□ Bit Address: 00009EH _ AD1E AD1D AD0E AD0D **PACSR** R/W R/W R/W R/W Initial value ⇒ Х Χ Χ Χ 0 0 0 0 Program Address Detection Register 0 (Upper Byte) 7 <□ Bit 6 5 3 2 1 0 Address: 001FF2H PADRH0 Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W R/W Initial value ⇒ Χ Χ Χ Χ Χ Χ Χ Χ Program Address Detection Register 0 (Middle Byte) 10 9 <□ Bit 15 14 13 12 11 8 Address: 001FF1H PADRM0 Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W R/W Initial value ⇒ Χ Χ Χ Χ Χ Χ Χ Χ Program Address Detection Register 0 (Lower Byte) 7 6 5 4 3 2 1 0 <□ Bit Address: 001FF0H PADRL0 Read/write ⇒ R/W R/W R/W R/W R/W R/W R/W R/W Initial value ⇒ Χ Χ Χ Χ Χ Χ Χ Χ Program Address Detection Register 1 (Upper Byte) 15 14 13 12 11 10 9 8 <□ Bit Address: 001FF5H PADRH1 R/W R/W R/W R/W R/W R/W R/W Χ Χ Χ Χ Χ Χ Χ Χ

(Continued)







15. ROM Mirroring Function Selection Module

The ROM mirror function selection module sets the data in ROM assigned to FF bank so that the data is read by access to 00 bank.

(1) Register configuration





16. 512K/1024K bits Flash Memory

The 512K bits flash memory is allocated in the FFH banks on the CPU memory map.


The 1024K bits flash memory is allocated in the FEH and FFH banks on the CPU memory map.

Like Mask ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently. Note that sector operations such as "enable sector protect" cannot be used.

Features of 512K/1024K bits flash memory

- 64K × 8 bits/32K × 16 bits (32K + 8K × 2 + 16K) sector configuration for 512K bits flash memory
- 128K × 8 bits/64K × 16 bits (64K + 32K + 8K × 2 + 16K) sector configuration for 1024K bits flash memory
- Automatic program algorithm (same as the Embedded Algorithm*: MBM29F400TA)
- Installation of the deletion temporary stop/delete restart function
- Write/delete completion detected by the data polling or toggle bit
- Write/delete completion detected by the CPU interrupt
- · Compatibility with the JEDEC standard-type command
- Each sector deletion can be executed (sectors can be freely combined)
- · Flash security function
- Number of write/delete operations are guaranteed 10,000 times.
- *: Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

(1) Register configuration



(2) Sector configuration of flash memory

The flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When 512K bits flash memory is accessed from the CPU, SA0 to SA3 are allocated in the FF bank.

Flash memory	CPU address	*Writer address
0.40 (40K h. 45 s)	FFFFFFH	7FFFF _H
SA3 (16K bytes)	FFC000 _H	7C000 _H
SA2 (8K bytes)	FFBFFF _H	7BFFF _H
SAZ (OK bytes)	FFA000 _H	7A000 _H
SA1 (8K bytes)	FF9FFF _H	79FFF _H
	FF8000 _H	78000 _H
SA0 (32K bytes)	FF7FFF _H	77FFF _H
	FF0000 _H	70000 _H

When 1024K bits flash memory is accessed from the CPU, SA0 to SA4 are allocated in the FE and FF bank.

Flash memory	CPU address	*Writer address	
0.0.4 (4.0)(- ()	FFFFFFH	7FFFF _H	
SA4 (16K bytes)	FFC000 _H	7С000 _Н	
040 (01(1, 1, 1, 1)	FFBFFF _H	7BFFF _H	
SA3 (8K bytes)	FFA000 _H	7А000н	
CA2 (9K bytes)	FF9FFF _H	79FFF _Н	
SA2 (8K bytes)	FF8000 _H	78000 _H	
SA1 (32K bytes)	FF7FFF _H	77FFF _H	
OAT (321t bytes)	FF0000 _H	70000 _H	
SAO (64K bytos)	FE7FFF _H	6FFFF _H	
SA0 (64K bytes)	FE0000 _Н	60000 _H	

^{*:} The writer address is the address corresponding to the CPU address when writing data from a parallel flash memory writer. Use the writer address when programming or erasing using a general-purpose parallel writer.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Daramatar	Symbol	Rat	ing	Unit	Pomorko
Parameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
Power supply voltage*1	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc = AVcc *2
	AVR	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVR, AVR ≥ AVss
Input voltage*1	Vı	Vss - 0.3	Vss + 6.0	V	*3
Output voltage*1	Vo	Vss - 0.3	Vss + 6.0	V	*3
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	*5
Total maximum clamp current	Σ ICLAMP	_	20	mA	*5
"L" level maximum output current	Ю	_	15	mA	*4
"L" level average output current	lolav1	_	4	mA	Except for P00 to P07, P82 to P87
L level average output current	lolav2	_	12	mA	P00 to P07, P82 to P87
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	Σ lolav	_	50	mA	
"H" level maximum output current	Іон		-15	mA	*4
"H" level average output current	І онаv	_	-4	mA	
"H" level total maximum output current	Σ loн		-100	mA	
"H" level total average output current	Σ lohav	_	-50	mA	
Power consumption	PD	_	430	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

^{*1 :} This parameter is based on $V_{SS} = AV_{SS} = 0.0 \text{ V}.$


- *5: Applicable to pins: P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50, P51, P80 to P87.
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal is an input signal exceeding Vcc voltage. The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect
 other devices.

^{*2 :} AVcc must never exceed Vcc when the power is turned on.

^{*3:} V_I and V_O must never exceed V_{CC} + 0.3 V. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

^{*4 :} The maximum output current is a peak value for a corresponding pin.

- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins (LCD drive pins and comparator input pins, etc.) other than the A/D input pins cannot accept +B input.
- Sample recommended circuits:



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Sym-	Pin name	Condi-	Va	lue	Unit	Remarks
Parameter	bol	riii name	tion	Min	Max	Unit	Remarks
		_	_	4.5	5.5	V	At normal operation $T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$
Power	Vcc	1	_	4.0	5.5	٧	Normal operation when D/A converter is not used $T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$
supply voltage AVcc		-	_	3.5	5.5	V	Normal operation when A/D converter and D/A converter are not used $T_A = -40$ °C to +85 °C
			_	3.0	5.5	٧	Maintains state in stop mode
	VIH	P30 to P37, P60 to P67		0.7 Vcc	Vcc + 0.3	V	CMOS input
"H" level input voltage	Vihs	P00 to P07, P10 to P17 P20 to P27, P40 to P44, P45*1, P46, P47, P50, P51, P70, P71, P72*1, P73 to P77, P80 to P87, RST		0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input
	Vінм	MD0, MD1, MD2	Vcc=5V	Vcc - 0.3	Vcc + 0.3	V	MD input
	VIL	P30 to P37, P60 to P67	± 10%	Vss - 0.3	0.3 Vcc	V	CMOS input
"L" level input voltage	VILS	P00 to P07, P10 to P17 P20 to P27, P40 to P44, P45*1, P46, P47, P50, P51, P70, P71, P72*1, P73 to P77, P80 to P87 RST		Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input
	VILM	MD0, MD1, MD2		Vss - 0.3	Vss + 0.3	V	MD input
Smoothing capacitor	Cs	_	_	0.1	1.0	μF	*2
Reference input voltage of A/D converter	AVR	_	_	2.7	AVcc	V	
Operating temperature	Та	_		-40	+85	°C	

^{*1:} UART ch0/1 data input pins P45/SIN0, P72/SIN1/AN10 can be used as CMOS input by the communication prescaler control register (CDRR).

^{*2:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. On the Vcc pin, connect a bypass capacitor that has a larger capacity than that of Cs. Refer to the following figure for connection of smoothing capacitor Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
l'alameter	Symbol	i ili ilalile	Condition	Min	Тур	Max	Oilit	Remarks
"H" level output voltage	Vон	All output pins	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -4.0 \text{ mA}$	Vcc - 0.5		_	V	
"L" level output	V _{OL1}	All pins except P00 to P07 P82 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OL1} = 4.0 \text{ mA}$	_		0.4	V	
voltage	V _{OL2}	P00 to P07 P82 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OL2} = 12.0 \text{ mA}$	_	_	0.4	V	
Input leakage current	lι∟	All input pins	Vcc = 5.5 V, Vss < V _I < Vcc	-5	_	5	μΑ	At pull-up disabled
Pull-up resistance	Rup	P00 to P07 P10 to P17 P20 to P27 P30 to P37 RST	_	25	50	100	kΩ	
Pull-down resistance	Roown	MD2	_	25	50	100	kΩ	Mask ROM product

(Continued)

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Downwater	Cumbal	Din nome	Condition		Value		1 lm:4	Domonico
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
			Vcc = 5.0 V,		35	50	mA	Mask ROM product
			Internal frequency: 24 MHz, At normal operation	_	45	60	mA	Flash memory prod- uct
Power supply	Icc		Vcc = 5.0 V, Internal frequency: 24 MHz, At writing in flash memory	Internal frequency: 24 MHz, — 6 At writing in flash		75	mA	Flash memory product
	Vcc = 5.0 V, Internal frequency: 24 MHz, At erasing memory	_	65	80	mA	Flash memory product		
			Vcc = 5.0 V,			mA	Mask ROM product	
current*		Vcc	Internal frequency: 24 MHz, At sleep mode	_	15	25	mA	Flash memory prod- uct
			Vcc = 5.0 V,	_			mA	Mask ROM product
	Істѕ		Internal frequency: 2 MHz, At main timer mode	_	0.3	0.8	mA	Flash memory prod- uct
			Vcc = 5.0 V,				mA	Mask ROM product
	Ісст		Internal frequency: 8 MHz, At timer mode, T _A = +25 °C	_	3	7	μА	Flash memory prod- uct
			In stop mode,	_			mA	Mask ROM product
	Іссн		$T_A = +25 ^{\circ}C$		5	20	μА	Flash memory prod- uct
Input capacitance	Cin	Except AVcc, AVss, AVR, C, Vcc and Vss	_	_	5	15	pF	


^{*:} The power supply current is regulated with an external clock.


4. AC Characteristics

(1) Clock Timings

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)

Parameter	Symbol	Pin name		Value		Unit	Remarks
Farameter	Symbol	Fili Ilaille	Min	Тур	Max	Oilit	Kemarks
			3	_	16		When using oscillation circuit
			3	_	24		When using external clock
Clock frequency	Fc	X0, X1	4		24	MHz	1 multiplied PLL
		- /	4		12		2 multiplied PLL
			4		8		3 multiplied PLL
			4		6		4 multiplied PLL
			4		4		6 multiplied PLL
Clock cycle time	t HCYL	X0, X1	62.5	_	333	ns	When using oscillation circuit
Clock cycle lime	THCYL		41.67		333	ns	When using external clock
Input clock pulse width	Pwh PwL	X0	10	_		ns	When using external clock, duty ratio is about 30% to 70%.
Input clock rise/fall time	tcr tcr	X0			5	ns	When using external clock
Internal operating clock frequency frequency	fсР	_	1.5	_	24	MHz	
Internal operating clock cycle time	t CP		41.67		666	ns	






Input signal waveform
 Output signal waveform

Hysteresis input pin

Output pin




(2) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name	Value		Unit	Remarks	
Parameter Symb		riii iiaiiie	Min	Max	Onit	Remarks	
			500		ns	In normal operation	
Reset input time	t rstl	RST	Oscillation time of oscillator* + 100	_	μs	In stop mode	
		-	100		μs	In timebase timer mode	


*: Oscillation time of oscillator is the time to reach to 90% of the oscillation amplitude from stand still. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In FAR/ceramic oscillator, the oscillation time is between hundreds of µs to several ms. In the external clock, the oscillation time is 0 ms.



(3) Power-on Reset


(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, TA = -40 °C to +85 °C)

Parameter	Symbol Pin name		Condition	Val	ue	Unit	Remarks	
rarameter	Syllibol	r III IIaiiie	Condition	Min	Max	Offic	Remarks	
Power supply rising time	t R	Vcc		0.05	30	ms		
Power supply cut-off time	toff	Vcc		1	_	me	Waiting time for power supply on	



Note: Sudden changes in the power supply voltage may cause a power-on reset.

To change the power supply voltage while the device is in operation, be sure to set the slope of rising within 50 mV/ms or less as shown below.




(4) UART0 and UART1

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, Ta = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
raiailletei	Syllibol	FIII IIailie	Tianie Condition		Max	Oill	Remarks
Serial clock cycle time	tscyc	SCK0 to SCK1		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	tsLOV	SCK0 to SCK1 SOT0 to SOT1	C _L = 80 pF + 1 TTL for an output pin of	-80	+ 80	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK1 SIN0 to SIN1	internal shift clock mode	100		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK1 SIN0 to SIN1		60	_	ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK1		4 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SCK0 to SCK1 SOT0 to SOT1	C _L = 80 pF + 1 TTL for an output pin of	_	150	ns	
Valid SIN → SCK ↑	t ıvsh	SCK0 to SCK1 SIN0 to SIN1	external shift clock mode	60		ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t sнıx	SCK0 to SCK1 SIN0 to SIN1		60		ns	

Notes: • These are AC ratings in the CLK synchronous mode.


- CL is the load capacitance value connected to pins while testing.
- tcp is machine cycle time (unit : ns).



(5) Resources Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$


Parameter	Symbol Pin name		Condition	Va	lue	Unit	Remarks
	Syllibol	i ili ilalile	Condition	Min	Max	Oilit	Remarks
Input pulse width	t⊤ıwн t⊤ıw∟	IN0 to IN3, TIN0 to TIN1, PWI0 to PWI1, DTTI	_	4 tcp	_	ns	



(6) Trigger Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$

Parameter	Symbol	Pin name			lue	Unit	Remarks	
Parameter	Symbol Fin hame		Condition	Min	Max	Oilit	iveillai ks	
Input pulse width	t trgh t trgl	INT0 to INT7		5 t cp	_	ns		



5. A/D Converter Electrical Characteristics

(3.0 V \leq AVR - AVss, Vcc = AVcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, TA = -40 °C to +85 °C)

Doromoto-	Symbol	Din	Value				Remarks	
Parameter	Syllibol	name	Min	Тур	Max	Unit	Remarks	
Resolution		_	_	10	_	bit		
Total error			_		±3.0	LSB		
Non-linearity error			_		±2.5	LSB		
Differential linearity error	_		_	_	±1.9	LSB		
Zero transition voltage	Vот	AN0 to AN15	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV		
Full-scale transition voltage	VFST	AN0 to AN15	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	mV		
Compare time	_	_	1.0	_		μs	4.5 V ≤ AVcc ≤ 5.5 V	
			2.0	_		μs	4.0 V ≤ AVcc < 4.5 V	
Sampling time	_	_	0.5	_		μs	4.5 V ≤ AVcc ≤ 5.5 V	
			1.2	_		μs	4.0 V ≤ AVcc < 4.5 V	
Analog port input current	lain	AN0 to AN15	- 0.3	_	+ 0.3	μΑ		
Analog input voltage	Vain	AN0 to AN15	AVss	_	AVR	V		
Reference voltage		AVR	AVss + 2.7	_	AVcc	V		
Power supply	lΑ	AVcc	_	2.4	4.7	mA		
current	Іан	AVCC	_	_	5	μΑ	*	
Reference voltage	IR	AVR	_	600	900	μΑ		
supply current	IRH	AVI	_	_	5	μΑ	*	
Offset between channels	_	AN0 to AN15	_	_	4	LSB		

^{* :} The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVR = 5.0 V) Note : The error increases proportionally as |AVR - AVss| decreases.

6. A/D Converter Glossary

Resolution : Analog variation that is recognized by an A/D converter.

Non linearity error : Deviation between a line across zero-transition line ("00 0000 0000" ↔

"00 0000 0001") and full-scale transition line ("11 1111 1110"↔"11 1111 1111") and


actual conversion characteristics.

Differential linearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from


an ideal value

Total error : Difference between an actual value and an ideal value. A total error includes zero

transition error, full-scale transition error, and linear error.





(Continued)



7. Notes on Using A/D Converter

- About the external impedance of the analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And if the sampling time cannot be sufficient, connect a capacitor of about 0.1 mF to the analog input pin.





About the error
 The accuracy gets worse as | AVR-AVss | becomes smaller.

8. Electrical Characteristics of D/A convertor

(Vcc = AVcc = 4.5 V to 5.5 V, Vss = AVss = 0.0 V, $T_A = -40$ °C to +85 °C)

Parameter	Symbol	Pin name	Condition		Value	Unit	Remarks	
Parameter				Min	Тур	Max	Onit	Remarks
Resolution	_	_		_	8	_	bit	
Differential linearity error	_	_		_	_	±0.5	LSB	
Conversion time	_	_		_	0.45	_	μs	*
Analog output impedance	_	_		_	2.9	3.8	kΩ	
Power supply current	I DVR	AVcc		_	160	920	μΑ	
	I DVRS			_	0.1	_	μΑ	D/A stops

^{*:} With load capacitance 20 pF.

9. Flash Memory Program/Erase Characteristics


Parameter	Condition	Value			Unit	Remarks	
raiailletei	Condition	Min	Тур	Max	Offic	Remarks	
Sector erase time		_	1	15	s	Excludes programming prior to erasure	
Chip erase time	$T_A = +25 ^{\circ}C$ Vcc = 5.0 V	_	9	_	s	Excludes programming prior to erasure	
Word (16 bit width) programing time		_	16	3,600	μs	Except for the overhead time of the system	
Program/Erase cycle	_	10,000	_	_	cycle		
Flash data retention time	Average T _A = +85 °C	20		_	year	*	

 $^{^*}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 $^{\circ}$ C) .


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F823APFV MB90F822APFV MB90822PFV MB90823PFV	80-pin Plastic LQFP (FPT-80P-M05)	
MB90F823APFM MB90F822APFM MB90822PFM MB90823PFM	80-pin Plastic LQFP (FPT-80P-M11)	
MB90F823APF MB90F822APF MB90822PF MB90823PF	80-pin Plastic QFP (FPT-80P-M06)	


■ PACKAGE DIMENSIONS



(Continued)



(Continued)



The information for microcontroller supports is shown in the following homepage. http://www.fujitsu.com/global/services/microelectronics/product/micom/support/index.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.