



EMP216MFAW Series

2Mx16 Pseudo Static RAM

Document Title

2M x 16 bit Pseudo SRAM (EMP216MFAW Series) Specification

Revision History

| Revision No. | History | Draft Date | Remark |
|--------------|---------------|----------------|-------------|
| 0.0 | Initial Draft | Oct. 24 , 2005 | Preliminary |

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717
Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.

2Mb x16 Pseudo Static RAM Specification

GENERAL DESCRIPTION

The EMP216MFAW series is 33,554,432 bits of Pseudo SRAM which uses DRAM type memory cells, but this device has refresh-free operation and extreme low power consumption technology. Furthermore the interface is compatible to a low power Asynchronous type SRAM. The EMP216MFAW is organized as 2,097,152 Words x 16 bit.


FEATURES

- Organization :2M x16
- Power Supply Voltage : 2.7 ~ 3.3V
- Separated I/O power(VccQ) & Core power(Vcc)
- Three state outputs
- Byte read/write control by UB# /LB#
- Support Direct Deep Power Down control by ZZ# and Auto-TCSR for power saving

PRODUCT FAMILY

| Part Number | Operating Temp. | Power Supply | Speed (t _{RC}) | Power Dissipation | |
|----------------|-----------------|--------------|--------------------------|-----------------------------------|-------------------------------------|
| | | | | Standby (I _{SB1} , Max.) | Operating (I _{CC2} , Max.) |
| EMP216MFAW-70E | -25°C to 85°C | 2.7V to 3.3V | 70ns | 100uA | 25mA |

FUNCTION BLOCK DIAGRAM





EMP216MFAW Series

2Mx16 Pseudo Static RAM

2Mb x16 Pseudo Static RAM

GENERAL WAFER SPECIFICATIONS

- Process Technology : 0.125um CMOS Deep trench process
- 3 Metal layers including local inter-connection
- Wafer thickness : 725 +/- 25um
- Wafer Diameter : 8-inch

PAD DESCRIPTION

| Name | Function | Name | Function |
|--------------------|---------------------|--------|----------------------------------|
| CS# | Chip select inputs | LB# | Lower byte (DQ _{0~7}) |
| OE# | Output enable input | UB# | Upper byte (DQ _{8~15}) |
| WE# | Write enable input | VCC | Power supply |
| ZZ# | Low Power Control | VCCQ | I/O Power supply |
| DQ ₀₋₁₅ | Data In-out | VSS(Q) | Ground |
| A ₀₋₂₀ | Address inputs | NC | No connection |

ABSOLUTE MAXIMUM RATINGS ¹⁾

| Parameter | Symbol | Ratings | Unit |
|---------------------------------------|------------------------------------|--------------------------------|------|
| Voltage on Any Pin Relative to Vss | V _{IN} , V _{OUT} | -0.2 to V _{CCQ} +0.3V | V |
| Voltage on Vcc supply relative to Vss | V _{CC} , V _{CCQ} | -0.2 ²⁾ to 3.6V | V |
| Power Dissipation | P _D | 1.0 | W |
| Storage Temperature | T _{STG} | -65 to 150 | °C |
| Operating Temperature | T _A | -25 to 85 | °C |

1. Stresses greater than those listed above “Absolute Maximum Ratings” may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Undershoot at power-off : -1.0V in case of pulse width ≤ 20ns

FUNCTIONAL DESCRIPTION

| CS# | ZZ# | OE# | WE# | LB# | UB# | DQ _{0~7} | DQ _{8~15} | Mode | Power |
|-----|-----|-----|-----|-----|-----|-------------------|--------------------|------------------|-----------------|
| H | H | X | X | X | X | High-Z | High-Z | Deselected | Stand by |
| X | L | X | X | X | X | High-Z | High-Z | Deselected | Deep Power Down |
| X | H | X | X | H | H | High-Z | High-Z | Deselected | Stand by |
| L | H | H | H | L | X | High-Z | High-Z | Output Disabled | Active |
| L | H | H | H | X | L | High-Z | High-Z | Output Disabled | Active |
| L | H | L | H | L | H | Data Out | High-Z | Lower Byte Read | Active |
| L | H | L | H | H | L | High-Z | Data Out | Upper Byte Read | Active |
| L | H | L | H | L | L | Data Out | Data Out | Word Read | Active |
| L | H | X | L | L | H | Data In | High-Z | Lower Byte Write | Active |
| L | H | X | L | H | L | High-Z | Data In | Upper Byte Write | Active |
| L | H | X | L | L | L | Data In | Data In | Word Write | Active |

Note: X means don't care. (Must be low or high state)

RECOMMENDED DC OPERATING CONDITIONS¹⁾

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------|-------------------|-----------------|-----|----------------------|------|
| Supply voltage | V_{CC} | 2.7 | 3.0 | 3.3 | V |
| | V_{CCQ} | 2.7 | 3.0 | 3.3 | V |
| Ground | V_{SS}, V_{SSQ} | 0 | 0 | 0 | V |
| Input high voltage | V_{IH} | $0.8 * V_{CCQ}$ | - | $V_{CCQ} + 0.2^{2)}$ | V |
| Input low voltage | V_{IL} | $-0.2^{3)}$ | - | $0.2 * V_{CCQ}$ | V |

- $T_A = -25$ to 85°C , otherwise specified
- Overshoot: $V_{CC} + 1.0$ V in case of pulse width $\leq 20\text{ns}$
- Undershoot: -1.0 V in case of pulse width $\leq 20\text{ns}$
- Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

| Item | Symbol | Test Condition | Min | Max | Unit |
|--------------------------|----------|----------------------|-----|-----|------|
| Input capacitance | C_{IN} | $V_{IN} = 0\text{V}$ | - | 8 | pF |
| Input/Output capacitance | C_{IO} | $V_{IO} = 0\text{V}$ | - | 8 | pF |

- Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|---------------------------|-----------|---|-----------------|-----|-----------------|---------------|
| Input leakage current | I_{LI} | $V_{IN} = V_{SS}$ to V_{CCQ} , $V_{CC} = V_{CCmax}$ | -1 | - | 1 | μA |
| Output leakage current | I_{LO} | $CS\# = V_{IH}$, $ZZ\# = V_{IH}$, $OE\# = V_{IH}$ or $WE\# = V_{IL}$, $V_{IO} = V_{SS}$ to V_{CCQ} , $V_{CC} = V_{CCmax}$ | -1 | - | 1 | μA |
| Average operating current | I_{CC1} | Cycle time = $1\mu\text{s}$, 100% duty, $I_{IO} = 0\text{mA}$, $CS\# \leq 0.2\text{V}$, $ZZ\# = V_{IH}$, $V_{IN} \leq 0.2\text{V}$ or $V_{IN} \geq V_{CCQ} - 0.2\text{V}$ | - | - | 3 | mA |
| | I_{CC2} | Cycle time = Min, $I_{IO} = 0\text{mA}$, 100% duty, $CS\# = V_{IL}$, $ZZ\# = V_{IH}$, $V_{IN} = V_{IL}$ or V_{IH} | - | - | 25 | mA |
| Output low voltage | V_{OL} | $I_{OL} = 0.5\text{mA}$, $V_{CC} = V_{CCmin}$ | - | - | $0.2 * V_{CCQ}$ | V |
| Output high voltage | V_{OH} | $I_{OH} = -0.5\text{mA}$, $V_{CC} = V_{CCmin}$ | $0.8 * V_{CCQ}$ | - | - | V |
| Standby Current (CMOS) | I_{SB} | $CS\#, ZZ\# \geq V_{CCQ} - 0.2\text{V}$, Other inputs = $0 \sim V_{CCQ}$ (Typ. condition : $V_{CC} = 3.0\text{V}$ @ 25°C) (Max. condition : $V_{CC} = 3.3\text{V}$ @ 85°C) | - | - | 100 | μA |


- Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$.

AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

- Input Pulse Level : 0.2V to $V_{CCQ}-0.2V$
- Input Rise and Fall Time : 5ns
- Input and Output reference Voltage : $V_{CCQ}/2$
- Output Load (See right) : $CL^1) = 30pF$

1. Including scope and Jig capacitance




AC CHARACTERISTICS ($V_{CC} = 2.7$ to $3.3V$, $Gnd = 0V$, $T_A = -25C$ to $+85^{\circ}C$)


| Parameter List | | Symbol | Speed | | Unit |
|----------------|-----------------------------------|-----------|-------|-----|------|
| | | | Min | Max | |
| Read | Read Cycle Time | t_{RC} | 70 | 20k | ns |
| | Address access time | t_{AA} | - | 70 | ns |
| | Chip enable to data output | t_{CO} | - | 70 | ns |
| | Output enable to valid output | t_{OE} | - | 25 | ns |
| | UB#, LB# enable to data output | t_{BA} | - | 70 | ns |
| | Chip enable to low-Z output | t_{LZ} | 10 | - | ns |
| | UB#, LB# enable to low-Z output | t_{BLZ} | 10 | - | ns |
| | Output enable to low-Z output | t_{OLZ} | 5 | - | ns |
| | Chip disable to high-Z output | t_{HZ} | 0 | 15 | ns |
| | UB#, LB# disable to high-Z output | t_{BHZ} | 0 | 15 | ns |
| | Output disable to high-Z output | t_{OHZ} | 0 | 15 | ns |
| | Output hold from Address change | t_{OH} | 5 | - | ns |
| Write | Write Cycle Time | t_{WC} | 70 | 20k | ns |
| | Chip enable to end of write | t_{CW} | 60 | - | ns |
| | Address setup time | t_{AS} | 0 | - | ns |
| | Address valid to end of write | t_{AW} | 60 | - | ns |
| | UB#, LB# valid to end of write | t_{BW} | 60 | - | ns |
| | Write pulse width | t_{WP} | 50 | - | ns |
| | Write recovery time | t_{WR} | 0 | - | ns |
| | Write to output high-Z | t_{WHZ} | 0 | 15 | ns |
| | Data to write time overlap | t_{DW} | 20 | - | ns |
| | Data hold from write time | t_{DH} | 0 | - | ns |
| | End write to output low-Z | t_{OW} | 5 | - | ns |

TIMING DIAGRAMS

READ CYCLE (1) (Address controlled, CS#=OE#=V_{IL}, ZZ#=WE#=V_{IH}, UB# or/and LB#=V_{IL})




READ CYCLE (2) (ZZ#=WE#=V_{IH})




NOTES (READ CYCLE)

1. t_{HZ}, t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 20us.


WRITE CYCLE (1) (WE# controlled, ZZ#=V_{IH})



WRITE CYCLE (2) (CS# controlled, ZZ#=V_{IH})



WRITE CYCLE (3) (UB#,LB# controlled, ZZ#=V_{IH})




NOTES (WRITE CYCLE)

1. A write occurs during the overlap(t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from CS# going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
5. Do not Access device with cycle timing shorter than t_{WC} for continuous periods > 20us.

LOW POWER MODES

Deep Power Down Mode Entry/Exit



NOTES (DEEP POWER DOWN)


During Deep Power Down mode, all refresh related activity are disabled.

| Parameter | Description | Min | Max | Unit |
|------------|-------------------------|-----|-----|------|
| t_{zzcs} | ZZ# low to CS# low | 0 | - | ns |
| t_{cszz} | CS# high to ZZ# high | 0 | - | ns |
| t_R | Operation Recovery Time | 200 | - | us |
| t_{zzp} | ZZ# pulse width | 20 | - | ns |

Low Power Mode Characteristics

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|-------------------------|----------|---|-----|-----|-----|---------|
| Deep Power Down Current | I_{zz} | ZZ# $\leq 0.2V$, Other inputs = 0 ~ V_{CCQ} (Max. condition : $V_{CC}=3.3V @ 85^{\circ}C$) | - | - | 10 | μA |

TIMING WAVEFORM OF POWER UP



NOTE (POWER UP)

1. After V_{CC} reaches V_{CC(Min.)} , wait 200us with CS# high. Then you get into the normal operation.