MEMORY Mobile FCRAMTM cmos

32 M Bit (2 M word×16 bit) Mobile Phone Application Specific Memory

MB82DBS02163D-70L

■ DESCRIPTION

The FUJITSU MB82DBS02163D is a CMOS Fast Cycle Random Access Memory (FCRAM*) with asynchronous Static Random Access Memory (SRAM) interface containing 33,554,432 storages accessible in a 16-bit format. MB82DBS02163D is utilized using a FUJITSU advanced FCRAM core technology and improved integration in comparison to regular SRAM.

The MB82DBS02163D adopts the asynchronous page mode and the synchronous burst mode for fast memory access as user configurable options.

This MB82DBS02163D is suited for mobile applications such as Cellular Handset and PDA.

*: FCRAM is a trademark of Fujitsu Limited, Japan

■ FEATURES

- Asynchronous SRAM Interface
- Fast Access Time : tce = 70 ns Max
- 8 words Page Access Capability: tPAA = 20 ns Max
- Burst Read/Write Access Capability: t_{AC} = 8 ns Max
- Low Voltage Operating Condition: VDD = 1.7 V to 1.95 V
- Operating Temperature : T_A = −10 °C to + 70 °C
- Byte Control by LB and UB
- Low-Power Consumption : IDDA1 = 30 mA Max

 $I_{DDS1} = 100 \mu A Max$

• Various Power Down mode : Sleep


4 M-bit Partial 8 M-bit Partial

■ PRODUCT LINEUP

Parameter		MB82DBS02163D-70L
Access Time (Max) (tce, taa)		70 ns
CLK Access Time (Max) (tac) RL = 5, 6		8 ns
Active Current (Max) (IDDA1)		30 mA
Standby Current (Max) (IDDS1)		100 μΑ
Power Down Current (Max) (IDDPS)		10 μΑ




■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin Name	Description
A ₂₀ to A ₀	Address Input
CE1	Chip Enable 1 (Low Active)
CE2	Chip Enable 2(High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
ĪB	Lower Byte Control (Low Active)
ŪB	Upper Byte Control (Low Active)
CLK	Clock Input
ADV	Address Valid Input (Low Active)
WAIT	Wait Output
DQ ₇ to DQ₀	Lower Byte Data Input/Output
DQ ₁₅ to DQ ₈	Upper Byte Data Input/Output
V _{DD}	Power Supply Voltage
Vss	Ground
NC	No Connection

■ BLOCK DIAGRAM



■ FUNCTION TRUTH TABLE

1. Asynchronous Operation (Page Mode)

Mode	CE2	CE ₁	CLK	ADV	WE	OE	LB	UB	A ₂₀ to A ₀	DQ7 to DQ0	DQ ₁₅ to DQ ₈	WAIT					
Standby (Deselect)	Н	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z					
Output Disable*1			Х	*3	Н	Н	Х	Х	*5	High-Z	High-Z	High-Z					
Output Disable (No Read)			Х	*3			Н	Н	Valid	High-Z	High-Z	High-Z					
Read (Upper Byte)			Х	*3			Н	L	Valid	High-Z	Output Valid	High-Z					
Read (Lower Byte)			Х	*3	Н	Н	Н	Н	Н	H L	L	L	Н	Valid	Output Valid	High-Z	High-Z
Read (Word)	Н	L	Х	*3			L	L	Valid	Output Valid	Output Valid	High-Z					
Page Read			Χ	*3			L/H	L/H	Valid	*6	*6	High-Z					
No Write			Χ	*3			Н	Н	Valid	Invalid	Invalid	High-Z					
Write (Upper Byte)			Χ	*3			Н	L	Valid	Invalid	Input Valid	High-Z					
Write (Lower Byte)			Х	*3	L	L H*4		Н	Valid	Input Valid	Invalid	High-Z					
Write (Word)			Х	*3				L	Valid	Input Valid	Input Valid	High-Z					
Power Down*2	L	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	High-Z					

Note : $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance

^{*1:} Should not be kept this logic condition longer than 1 µs.

^{*2:} Power Down mode can be entered from Standby state and all output are in High-Z state. Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.

^{*3: &}quot;L" for address pass through and "H" for address latch on the rising edge of ADV.

^{*4:} OE can be V_L during write operation if the following conditions are satisfied;

⁽¹⁾ Write pulse is initiated by CE1. Refer to "(14) Asynchronous Read/Write Timing #1-1 (CE1 Control)" in "■TIMING DIAGRAMS".

⁽²⁾ OE stays V_{IL} during Write cycle.

^{*5:} Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

^{*6:} Output of upper and lower byte data is either Valid or High-Z depending on the level of LB and UB input.


2. Synchronous Operation (Burst Mode)


Mode	CE2	CE ₁	CLK	ADV	WE	OE	LB	UB	A ₂₀ to A ₀	DQ7 to DQ0	DQ ₁₅ to DQ ₈	WAIT		
Standby(Deselect)		Н	Х	Х	Χ	Χ	Х	Χ	Х	High-Z	High-Z	High-Z		
Start Address Latch*1				<u></u>	X*4	X*4			Valid*7	High-Z*8	High-Z*8	High-Z*11		
Advance Burst Read to Next Address*1					H H	L				Output Valid*9	Output Valid*9	Output Valid		
Burst Read Suspend*1	Н	L				Н	X*6 X*6	V*6		High-Z	High-Z	High*12		
Advance Burst Write to Next Address*1			 *3	H L*5	L*5	Н	X	X*6	Х	Input Valid* ¹⁰	Input Valid*10	High*13		
Burst Write Suspend*1													Input Invalid	Input Invalid
Terminate Burst Read			Х		Н	Χ				High-Z	High-Z	High-Z		
Terminate Burst Write			Х		Х					High-Z	High-Z	High-Z		
Power Down*2	L	Х	Х	Х	Х	Χ	Χ	Х	Х	High-Z	High-Z	High-Z		


Note : L = V_{IL} , H = V_{IH} , X can be either V_{IL} or V_{IH} , $\sqrt{}$ = valid edge, $\sqrt{}$ = rising edge of Low pulse, High-Z = High impedance

- *1: Should not be kept this logic condition longer than 8 µs.
- *2: Power Down mode can be entered from Standby state and all output are in High-Z state. Data retention depends on the selection of Partial Size for Power Down Program. Refer to "Power Down" in "■FUNCTIONAL DESCRIPTION" for the details.
- *3: CLK must be started and stable prior to memory access.
- *4: Can be either V_{IL} or V_{IH} except for the case the both of OE and WE are V_{IL}. It is prohibited to bring the both of OE and WE to V_{IL}.
- *5: When device is operating in "WE Single Clock Pulse Control" mode, WE is a "don't care" once write operation is determined by WE Low Pulse at the beginning of write access together with address latching. Burst write suspend feature is not supported in "WE Single Clock Pulse Control" mode.
- *6: Can be either V_L or V_H but must be valid before Read or Write is determined. And once <u>IB</u> and <u>IB</u> input levels are determined, they must not be changed until the end of burst.
- *7: Once valid address is determined, input address must not be changed during $\overline{ADV} = L$.
- *8: If $\overline{OE} = L$, output is either Invalid or High-Z depending on the level of \overline{LB} and \overline{UB} input. If $\overline{WE} = L$, input is Invalid. If $\overline{OE} = \overline{WE} = H$, output is High-Z.
- *9: Outputs is either Valid or High-Z depending on the level of \overline{LB} and \overline{UB} input.
- *10: Input is either Valid or Invalid depending on the level of LB and UB input.
- *11: Output is either High-Z or Invalid depending on the level of \overline{OE} and \overline{WE} input.
- *12: Keep the level from previous cycle except for suspending on last data. Refer to "WAIT Output Function" in "■FUNCTIONAL DESCRIPTION" for the details.
- *13: WAIT output is driven in High level during burst write operation.

■ STATE DIAGRAM







Note: Assuming all the parameters specified in AC CHARACTERISTICS are satisfied. Refer to the "■FUNCTIONAL DESCRIPTION", "2. AC Characteristics" in "■ELECTRICAL CHARACTERISTICS", and "■TIMING DIAGRAMS" for details.

■ FUNCTIONAL DESCRIPTION

This device supports asynchronous read, page read & normal write operations and synchronous burst read and burst write operations for faster memory access and features three kinds of power down modes for power saving as user configurable option.

• Power-up

It is required to follow the power-up timing to start executing proper device operation. Refer to "Power-up Timing" in "■TIMING DIAGRAMS". After Power-up, the device defaults to the asynchronous page read & normal write operation mode with sleep power down feature.

• Configuration Register

The Configuration Register(CR) is used to configure the type of device function among optional features. Each selection of features is set through CR set sequence after power-up. If CR set sequence is not performed after power-up, the device is configured for asynchronous operation with sleep power down feature as default configuration.

CR Set Sequence

The CR set requires total 6 read/write operations with unique address. Between each read/write operation requires that device being in standby mode. The following table shows the detail sequence.

Cycle #	Operation	Address	Data
#1	Read	1FFFFFh (MSB)	Read Data (RDa)
#2	Write	1FFFFFh	RDa
#3	Write	1FFFFFh	RDa
#4	Write	1FFFFFh	X
#5	Write	1FFFFFh	Х
#6	Read	Address Key	Read Data (RDb)

The first cycle is to read from most significant address(MSB).

The second and third cycles are to write to MSB. If the second or third cycle is written into the different address, the CR set is cancelled and the data written by the second or third cycle is valid as a normal write operation. It is recommended to write back the data(RDa) read by first cycle to MSB in order to secure the data.

The fourth and fifth cycles are to write to MSB. The data of fourth and fifth cycle is a "don't-care". If the fourth or fifth cycle is written into different address, the CR set is also cancelled, but write data may not be written as normal write operation.

The last cycle is to read from specific address key for mode selection. And read data(RDb) is invalid.

Once this CR set sequence is performed from an initial CR set to the other new CR set, the written data stored in the memory cell array may be lost. So, CR set sequence should be performed prior to the regular read/write operation if necessary to change from the default configuration.

• Address Key

The address key has the following format.

Address Pin	Register Name	Function	Key	Description	Note
			00	8 M-bit Partial	*1
Λοο Λιο	PS	Partial Size	01	4 M-bit Partial	*1
A 20, A 19	13	Faillai Size	10	Reserved for future use	*2
			11	Sleep [Default]	
			000, 001	Reserved for future use	*2
			010	8 words	
A ₁₈ to A ₁₆	BL	Burst Length	011	16 words	
			100 to 110	Reserved for future use	*2
			111	Continuous	
A 15	М	Mode	0	Synchronous Mode (Burst Read / Write)	*3
A 15	IVI	Wode	1	Asynchronous Mode [Default] (Page Read / Normal Write)	*4
			000	Reserved for future use	*2
			001	3 clocks	
			010	4 clocks	
A ₁₄ to A ₁₂	RL	Read Latency	011	5 clocks	
			100	6 clocks	
			110, 111	Reserved for future use	*2
A ₁₁		_	1	Unused bits must be 1	*5
A 10	SW	Single Write	0	Burst Read & Burst Write	
Alu	000	Olligie Wille	1	Reserved for future use	*2
A 9	VE	Valid Clock	0	Reserved for future use	*2
As	V L	Edge	1	Rising Clock Edge	
A 8	RP	Reset to Page	0	Reset to Page mode	*6
710	1	Tiodot to Tago	1	Remain the previous mode [Default]	*1
A 7	WC	Write Control	0	WE Single Clock Pulse Control without Write Suspend Function	
			1	WE Level Control with Write Suspend Function	
A 6	DS	Driver Size	0	Strong	
7 10	50	2	1	Center [Default]	
A ₅ to A ₀	_	_	1	Unused bits must be 1	*5

^{*1 :} Sleep and Partial power down mode are effective when RP = 1.

- *2: It is prohibited to apply this key.
- *3: If M = 0, all the registers must be set with appropriate Key inputs at the same time.
- *4: If M = 1, PS and DS must be set with appropriate Key inputs at the same time. Except for PS and DS, all the other key inputs must be "1".
- *5 : A_{11} and A_{5} to A_{0} must be all "1" in any cases.
- *6 : In case of RP = 0, CE2 brought to Low reset the device to the asynchronous standby state regardless PS set value and so Sleep and Partial power down modes are not available.

• Power Down

The Power Down is a low power idle state controlled by CE2. CE2 Low drives the device in power down mode and maintains the low power idle state as long as CE2 is kept Low. CE2 High resumes the device from power down mode.

This device has three power down modes, Sleep, 4 M-bit Partial, and 8 M-bit Partial.

The selection of power down mode is set through CR set sequence. Each mode has following data retention features.


Mode	Data Retention Size	Retention Address
Sleep [default]	No	N/A
4 M-bit Partial	4 M bits	000000h to 03FFFFh
8 M-bit Partial	8 M bits	000000h to 07FFFFh


The default state after power-up is Sleep and it is the lowest power consumption but all data will be lost once CE2 is brought to Low for Power Down. It is not required to perform CR set sequence to set to Sleep mode after power-up in case of the asynchronous operation.

When RP = 0, CE2 brought to Low reset the device to the asynchronous standby state regardless PS set value.

Burst Read/Write Operation

Synchronous burst read/write operation provides faster memory access that synchronized to the microcontroller or system bus frequency. Configuration Register(CR) Set is required to perform a burst read & write operation after power-up. Once CR set sequence is performed to select the synchronous burst mode, the device is configured to synchronous burst read/write operation mode with corresponding RL and BL that is set through CR set sequence together with the operation mode. In order to perform a synchronous burst read & write operation, it is required to control new signals, CLK, $\overline{\text{ADV}}$ and $\overline{\text{WAIT}}$ that Low Power SRAMs do not have.





• CLK Input Function

The CLK is input signal to synchronize the memory to the microcontroller or system bus frequency during synchronous burst read & write operation. The CLK input increments the device internal address counter and the valid edge of CLK is referred for latency counts from address latch, burst write data latch, and burst read data output. During synchronous operation mode, CLK input must be supplied except for standby state and power down state. CLK is a "don't care" during asynchronous operation.

• ADV Input Function

The \overline{ADV} is input signal to latch a valid address. It is applicable to synchronous operation as well as asynchronous operation. \overline{ADV} input is active during $\overline{CE1} = L$ and $\overline{CE1} = H$ disables \overline{ADV} input. All addresses are determined on the rising edge of \overline{ADV} .

During synchronous burst read/write operation, $\overline{ADV} = H$ disables all address inputs. Once \overline{ADV} is brought to High after a valid address latch, it is inhibited to bring \overline{ADV} Low until the end of burst or until the burst operation is terminated. \overline{ADV} Low pulse is mandatory for the synchronous burst read/write operation mode to latch the valid address input.

During asynchronous operation, $\overline{ADV} = H$ also disables all address inputs. \overline{ADV} can be tied to Low during asynchronous operation and it is not necessary to control \overline{ADV} to High.

• WAIT Output Function

The WAIT is output signal to indicate the data bus status when the device is operating in the synchronous burst mode.

During burst read operation, \overline{WAIT} output is enabled after specified time duration from $\overline{OE} = L$ or $\overline{CE1} = L$ whichever occurs last. \overline{WAIT} output Low indicates data output at next clock cycle is invalid, and \overline{WAIT} output becomes High one clock cycle prior to a valid data output. During \overline{OE} read suspend, \overline{WAIT} output does not indicate the data bus status but carries the same level from previous clock cycle (kept High) except for read suspend on the final data output. If final read data output is suspended, \overline{WAIT} output becomes high impedance after specified time duration from $\overline{OE} = H$.

During burst write operation, \overline{WAIT} output is enabled to High level after specified time duration from $\overline{WE} = L$ or $\overline{CE1} = L$ whichever occurs last and kept High for entire write cycles including \overline{WE} write suspend. The actual write data latching starts on the appropriate clock edge with respect to Valid Clock Edge, Read Latency, and Burst Length. During \overline{WE} Write suspend, \overline{WAIT} output does not indicate the data bus status but carries the same level from previous clock cycle (kept High) except for write suspend on the final data input. If final write data input is suspended, \overline{WAIT} output becomes high impedance after specified time duration from $\overline{WE} = H$.


This device does not incur additional delay against crossing device-row boundary or internal refresh operation. Therefore, the burst operation is always started after the fixed latency with respect to Read Latency. And there is no waiting cycle asserted in the middle of burst operation except for burst suspend by \overline{OE} brought to High or \overline{WE} brought to High. Thus, once \overline{WAIT} output is enabled and brought to High, \overline{WAIT} output keep High level until the end of burst or until the burst operation is terminated.

When the device is operating in the asynchronous mode, WAIT output is always in High Impedance.

Latency

Read Latency (RL) is the number of clock cycles between the address being latched and first read data becoming available during synchronous burst read operation. It is set through CR set sequence after power-up. Once specific RL is set through CR set sequence, write latency, that is the number of clock cycles between address being latched and first write data being latched, is automatically set to RL-1.

The burst operation is always started after the fixed latency with respect to Read Latency set in CR.



Address Latch by ADV


The \overline{ADV} latches valid address presence on address inputs. During synchronous burst read/write operation mode, all the addresses are determined on the rising edge of \overline{ADV} when $\overline{CE}1 = L$. The specified minimum value of $\overline{ADV} = L$ setup time and hold time against valid edge of clock where RL count is begun must be satisfied for appropriate RL counts. Valid address must be determined with specified setup time against either the falling edge of \overline{ADV} or falling edge of $\overline{CE}1$ whichever comes late. And the determined valid address must not be changed during $\overline{ADV} = L$ period.

• Burst Length

Burst Length is the number of word to be read or written during synchronous burst read/write operation as the result of a single address latch cycle. It can be set on 8,16 words boundary or continuous for entire address through CR set sequence. The burst type is sequential that is incremental decoding scheme within a boundary address. Starting from the initial address being latched, the device internal address counter assigns +1 to the previous address until reaching the end of boundary address and then wrap round to least significant address (= 0). After completing read data output or write data latch for the set burst length, operation automatically ended except for continuous burst length. When continuous burst length is set, read/write is endless unless it is terminated by the rising edge of $\overline{\text{CE}}1$.

• Write Control

The device has two types of WE signal control method, "WE Level Control" and "WE Single Clock Pulse Control", for the synchronous burst write operation. It is configured through CR set sequence.




Burst Read Suspend

Burst read operation can be suspended by \overline{OE} High pulse. During burst read operation, \overline{OE} brought to High from Low suspends the burst read operation. Once \overline{OE} is brought to High with the specified setup time against clock where the data being suspended, the device internal counter is suspended, and the data output becomes high impedance after specified time duration. It is inhibited to suspend the first data output at the beginning of burst read.

 \overline{OE} brought to Low from High resumes the burst read operation. Once \overline{OE} is brought to Low, data output becomes valid after specified time duration, and internal address counter is reactivated. The last data output being suspended as the result of \overline{OE} = H and first data output as the result of \overline{OE} = L are from the same address.

In order to guarantee to output last data before suspension and first data after resumption, the specified minimum value of $\overline{\sf OE}$ hold time and setup time against clock edge must be satisfied respectively.




• Burst Write Suspend

Burst write operation can be suspended by \overline{WE} High pulse. During burst write operation, \overline{WE} brought to High from Low suspends the burst write operation. Once \overline{WE} is brought to High with the specified setup time against clock where the data being suspended, the device internal counter is suspended, data input is ignored. It is inhibited to suspend the first data input at the beginning of burst write.

 $\overline{\text{WE}}$ brought to Low from High resumes the burst write operation. Once $\overline{\text{WE}}$ is brought to Low, data input becomes valid after specified time duration, and internal address counter is reactivated. The write address of the cycle where data being suspended and the first write address as the result of $\overline{\text{WE}} = \text{L}$ are the same address.


In order to guarantee to latch the last data input before suspension and first data input after resumption, the specified minimum value of $\overline{\text{WE}}$ hold time and setup time against clock edge must be satisfied respectively.

Burst write suspend function is available when the device is operating in \overline{WE} level controlled burst write only.




Burst Read Termination

Burst read operation can be terminated by $\overline{CE}1$ brought to High. If BL is set on Continuous, the burst read operation is continued endlessly unless terminated by $\overline{CE}1$ = H. It is inhibited to terminate the burst read before first data output is completed. In order to guarantee last data output, the specified minimum value of $\overline{CE}1$ = L hold time from the clock edge must be satisfied. After termination, the specified minimum recovery time is required to start a new access.



• Burst Write Termination

Burst write operation can be terminated by $\overline{CE}1$ brought to High. If BL is set on Continuous, the burst write operation is continued endlessly unless terminated by $\overline{CE}1$ = H. It is inhibited to terminate the burst write before first data input is completed. In order to guarantee last data input being latched, the specified minimum values of $\overline{CE}1$ = L hold time from the clock edge must be satisfied. After termination, the specified minimum recovery time is required to start a new access.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
Farameter	Syllibol	Min	Max	Offic
Voltage of V _{DD} Supply Relative to V _{SS} *	V _{DD}	- 0.5	+ 2.6	V
Voltage at Any Pin Relative to Vss *	VIN, VOUT	- 0.5	+ 2.6	V
Short Circuit Output Current *	louт	- 50	+ 50	mA
Storage Temperature	Тѕтс	- 55	+ 125	°C

^{* :} All voltages are referenced to Vss = 0 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Sumbal	Va	lue	Unit	
Parameter	Symbol	Min	Max	Unit	
Power Supply Voltage*1	V _{DD}	1.7	1.95	V	
Power Supply Voltage*1	Vss	0	0	V	
High Level Input Voltage*1, *2	Vıн	$V_{\text{DD}} \times 0.8$	V _{DD} + 0.2	V	
Low Level Input Voltage*1, *3	VıL	- 0.3	V _{DD} × 0.2	V	
Ambient Temperature	TA	- 10	+ 70	°C	

^{*1 :} All voltages are referenced to Vss = 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ PACKAGE PIN CAPACITANCE

 $(f = 1 \text{ MHz}, T_A = +25 \, ^{\circ}\text{C})$

Parameter	Symbol Test			Unit		
Farameter	Syllibol	conditions	Min	Тур	Max	Offic
Address Input Capacitance	C _{IN1}	$V_{IN} = 0 V$	_	_	5	pF
Control Input Capacitance	C _{IN2}	V _{IN} = 0 V	_	_	5	pF
Data Input/Output Capacitance	Cı/o	Vio = 0 V	_		8	pF

^{*2 :} Maximum DC voltage on input and I/O pins is $V_{DD} + 0.2 \text{ V}$. During voltage transitions, inputs may overshoot to $V_{DD} + 1.0 \text{ V}$ for periods of up to 5 ns.

^{*3 :} Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, inputs may undershoot Vss to -1.0 V for periods of up to 5 ns.

■ ELECTRICAL CHARACTERISTICS

DC Characteristics

Parameter	Symbol	Test Condit	ions	Val		Unit
Parameter	Symbol	rest Condit	Min	Max	Onit	
Input Leakage Current	lu	$V_{SS} \leq V_{IN} \leq V_{DD}$		- 1.0	+ 1.0	μΑ
Output Leakage Current	Іго	0 V ≤ V _{OUT} ≤ V _{DD} , Output Disable		- 1.0	+ 1.0	μА
Output High Voltage Level	Vон	$V_{DD} = V_{DD}$ (Min), $I_{OH} = -0.5$	5 mA	1.4	_	V
Output Low Voltage Level	Vol	IoL = 1 mA		_	0.4	V
	IDDPS	V _{DD} = V _{DD} (Max),	Sleep		10	μΑ
VDD Power Down Current	DDP4	VIN = VIH Or VIL,	4 M-bit Partial		45	μΑ
	I _{DDP8}	CE2 ≤ 0.2 V	8 M-bit Partial	_	55	μΑ
	IDDS	$V_{DD} = V_{DD}$ (Max), V_{IN} (including CLK) = V_{IH} or $\overline{CE}1 = CE2 = V_{IH}$	V_{IN} (including CLK) = V_{IH} or V_{IL} ,			
V _{DD} Standby Current	IDDS1	$V_{DD} = V_{DD}$ (Max), V_{IN} (including CLK) ≤ 0.2 V V_{IN} (including CLK) $\geq V_{DD} - \overline{CE}1 = CE2 \geq V_{DD} - 0.2$ V	_	100	μА	
	IDDS2	$V_{DD} = V_{DD}$ (Max), $t_{CK} = Min$ $V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{DD} -$	RL = 6		600	μА
		$\frac{0.2 \text{ V},}{\text{CE1}} = \text{CE2} \ge \text{V}_{\text{DD}} - 0.2 \text{ V}$	RL = 3, 4, 5	_	200	μА
VDD Active Current	IDDA1	$V_{DD} = V_{DD}$ (Max), $V_{IN} = V_{IH}$ or V_{IL} ,	trc/twc = Min	_	30	mA
VID Active Current	IDDA2	$\overline{CE}1 = V_{IL}$ and $CE2 = V_{IH}$, $I_{OUT} = 0$ mA	trc/twc = 1 μs	_	3	mA
VDD Page Read Current	Іддаз	$V_{DD} = V_{DD}$ (Max), $V_{IN} = V_{IH}$ or V_{IL} , $\overline{CE}1 = V_{IL}$ and $CE2 = V_{IH}$, $I_{OUT} = 0$ mA, $t_{PRC} = Min$		_	10	mA
VDD Burst Access Current	IDDA4	$V_{DD} = V_{DD}$ (Max), $V_{IN} = V_{IH}$ ($\overline{CE}1 = V_{IL}$ and $CE2 = V_{IH}$, $t_{CK} = t_{CK}$ (Min), $BL = Contin$ $I_{OUT} = 0$ mA	·	_	20	mA

- Notes: All voltages are referenced to Vss = 0 V.
 - IDD depends on the output termination, load conditions, and AC characteristics.
 - After power on, initialization following Power-up timing is required. DC characteristics are guaranteed after the initialization.
 - IDDPS, IDDP4, IDDP8, IDDS1, and IDDS2 might be higher for up to 200ms after Power-up or power down/standby mode entry.

2. AC Characteristics

(1) Asynchronous Read Operation (Page Mode)

(At recommended operating conditions unless otherwise noted)

Doromotor	Cumbal	Va	lue	Unit	Notes
Parameter	Symbol	Min	Max	Unit	notes
Read Cycle Time	trc	70	1000	ns	*1, *2
CE1 Access Time	t ce	_	70	ns	*3
OE Access Time	toe	_	40	ns	*3
Address Access Time	taa	_	70	ns	*3, *5
ADV Access Time	tav	_	70	ns	*3
LB, UB Access Time	t BA	_	30	ns	*3
Page Address Access Time	t PAA	_	20	ns	*3, *6
Page Read Cycle Time	t PRC	20	1000	ns	*1, *6, *7
Output Data Hold Time	tон	3	_	ns	*3
CE1 Low to Output Low-Z	tclz	5	_	ns	*4
OE Low to Output Low-Z	tolz	10	_	ns	*4
LB, UB Low to Output Low-Z	tBLZ	0	_	ns	*4
CE1 High to Output High-Z	t cHZ	_	12	ns	*3
OE High to Output High-Z	tонz	_	12	ns	*3
LB, UB High to Output High-Z	tвнz	_	12	ns	*3
Address Setup Time to CE1 Low	tasc	- 5	_	ns	
Address Setup Time to OE Low	taso	0		ns	
ADV Low Pulse Width	tvpl	10	_	ns	*8
ADV High Pulse Width	tvpн	10	_	ns	*8
Address Setup Time to ADV High	tasv	10	_	ns	*9
Address Hold Time from ADV High	tahv	5	_	ns	*9
Address Invalid Time	tax	_	10	ns	*5, *10
Address Hold Time from CE1 High	t CHAH	- 5		ns	*11
Address Hold Time from OE High	tонан	- 5	_	ns	
WE High to OE Low Time for Read	twhol	10	1000	ns	*12
CE1 High Pulse Width	t cp	10		ns	

^{*1 :} Maximum value is applicable if $\overline{\text{CE}}1$ is kept at Low without change of address input of A20 to A3.

^{*2 :} Address should not be changed within minimum t_{RC}.

^{*3 :} The output load 50 pF with 50 Ω termination to V_{DD} \times 0.5 V.

^{*4 :} The output load 5 pF without any other load.

^{*5 :} Applicable to A_{20} to A_3 when $\overline{CE}1$ is kept at Low.

^{*6 :} Applicable only to A_2 , A_1 and A_0 when $\overline{CE}1$ is kept at Low for the page address access.

- *7 : In case Page Read Cycle is continued with keeping $\overline{CE}1$ stays Low, $\overline{CE}1$ must be brought to High within 4 μ s. In other words, Page Read Cycle must be closed within 4 μ s.
- *8 : t_{VPL} is specified from the falling edge of either $\overline{CE}1$ or \overline{ADV} whichever comes late.
- *9: The sum of actual tasy and tahy must be equal or greater than 10 ns.
- *10 : Applicable to address access when at least two of address inputs are switched from previous state.
- *11 : trc (Min) and trrc (Min) must be satisfied.
- *12 : If actual value of twhol is shorter than specified minimum values, the actual tax of following Read may become longer by the amount of subtracting actual value from specified minimum value.

(2) Asynchronous Write Operation

Davamatav	Symbol		lue		
Parameter	Symbol	Min	Max	Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	tas	0	_	ns	*3
ADV Low Pulse Width	t vpl	10	_	ns	*4
ADV High Pulse Width	t vph	10	_	ns	*4
Address Setup Time to ADV High	tasv	10	_	ns	*5
Address Hold Time from ADV High	tahv	5	_	ns	*5
CE1 Write Pulse Width	tcw	45	_	ns	*3
WE Write Pulse Width	twp	45	_	ns	*3
LB, UB Write Pulse Width	tвw	45	_	ns	*3
LB, UB Byte Mask Setup Time	t _{BS}	-5	_	ns	*6
LB, UB Byte Mask Hold Time	tвн	-5	_	ns	*7
Write Recovery Time	twr	0	_	ns	*8
CE1 High Pulse Width	t cp	10	_	ns	
WE High Pulse Width	twhp	10	1000	ns	
LB, UB High Pulse Width	tвнр	10	1000	ns	
Data Setup Time	tos	15	_	ns	
Data Hold Time	tон	0	_	ns	
OE High to CE1 Low Setup Time for Write	t oncl	-5	_	ns	*9
OE High to Address Setup Time for Write	toes	0	_	ns	*10
LB and UB Write Pulse Overlap	t BWO	40	_	ns	

- *1: Maximum value is applicable if CE1 is kept at Low without any address change.
- *2: Minimum value must be equal or greater than the sum of write pulse width (tcw, twp or tbw) and write recovery time (twa).
- *3: Write pulse width is defined from High to Low transition of $\overline{CE}1$, \overline{WE} , \overline{LB} , or \overline{UB} , whichever occurs last.
- *4: tvpl is specified from the falling edge of either $\overline{CE}1$ or \overline{ADV} whichever comes late.
- *5: The sum of actual tasv and tahv must be equal or greater than 10 ns.
- *6: Applicable for byte mask only. Byte mask setup time is defined from the High to Low transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs last.
- *7: Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of $\overline{\text{CE}}1$ or $\overline{\text{WE}}$ whichever occurs first.
- *8: Write recovery time is defined from Low to High transition of $\overline{CE}1$, \overline{WE} , \overline{LB} , or \overline{UB} , whichever occurs first.
- *9: If \overline{OE} is Low after minimum tohcl, read cycle is initiated. In other word, \overline{OE} must be brought to High within 5 ns after $\overline{CE}1$ is brought to Low.
- *10 : If \overline{OE} is Low after a new address input, read cycle is initiated. In other word, \overline{OE} must be brought to High at the same time or before the new address is valid.

(3) Synchronous Operation - Clock Input (Burst Mode)

(At recommended operating conditions unless otherwise noted)

Parameter		Symbol	Va	Value		Note
		Symbol	Min	Max	Unit	Note
Clock Period	RL = 6	tcĸ	12		ns	*1
	RL = 5		15	_	ns	*1
	RL = 4		18	_	ns	*1
	RL = 3		30	_	ns	*1
Clock High Pulse Width		tскн	3.5	_	ns	
Clock Low Pulse Width		t ckL	3.5	_	ns	
Clock Transition Time		t cĸτ	_	1.5	ns	*2

^{*1:} Clock period is defined between valid clock edges.

(4) Synchronous Operation - Address Latch (Burst Mode)

		nueu operating		1633 01116	l Wise Hoted	
Parameter		Symbol	Value		Unit	Notes
		Cymbol	Min	Max	O.I.I.C	Notoc
Address Setup Time to CE1 Low		t ascl	- 3	_	ns	*1, *3
Address Setup Time to ADV Low		tasvl	- 3	_	ns	*2, *3
Address Hold Time from ADV High		tahv	5	_	ns	
ADV Low Pulse Width		t vpl	8	_	ns	*3
ADV Low Setup Time to CLK	RL = 6	tvsck	4	_	ns	*4
ADV LOW Setup Time to CLK	RL = 3, 4, 5		5	_	ns	*4
CE1 Low Setup Time to CLK	RL = 6		4	_	ns	*4
CET LOW Setup Time to CEK	RL = 3, 4, 5	t clck	5	_	ns	*4
ADV Low Hold Time from CLK		tскvн	1	_	ns	*4

^{*1:} t_{ASCL} is applicable if $\overline{CE}1$ is brought to Low after \overline{ADV} is brought to Low.

^{*2:} Clock transition time is defined between V_{IH} (Min) and V_{IL} (Max).

^{*2:} tasvL is applicable if \overline{ADV} is brought to Low after $\overline{CE}1$ is brought to Low.

^{*3:} tvpl is specified from the falling edge of either $\overline{\text{CE1}}$ or $\overline{\text{ADV}}$ whichever comes late. The sum of actual tvpl and tasvl (or tascl) must be equal or greater than the specified minimum value of tvpl.

^{*4:} Applicable to the 1st valid clock edge.

(5) Synchronous Read Operation (Burst Mode)

Parameter		Symbol -		lue	Unit	Notes
Para	imeter	Symbol	Min	Max	Unit	notes
Burst Read Cycle Time	Burst Read Cycle Time		_	8000	ns	
CLK Access Time	RL = 5, 6	+	_	8	ns	*1
CLK Access Time	RL = 3, 4	t _{AC}	_	10	ns	*1
Output Hold Time from Cl	ĹK	t ckqx	2	_	ns	*1
CE1 Low to WAIT Low		tсьть	5	15	ns	*1
OE Low to WAIT Low		t oltl	5	15	ns	*1, *2
CLK to WAIT Valid Time		t cĸτv	_	8	ns	*1, *3
WAIT Valid Hold Time fro	m CLK	tсктх	2	_	ns	*1
CE1 Low to Output Low-Z		tcLz	5	_	ns	*4
OE Low to Output Low-Z		t olz	10	_	ns	*4
LB, UB Low to Output Low-Z		t BLZ	0	_	ns	*4
CE1 High to Output High-Z		tснz	_	12	ns	*1
OE High to Output High-Z	-	tонz	_	12	ns	*1
LB, UB High to Output High	gh-Z	tвнz	_	12	ns	*1
CE1 High to WAIT High-Z	-	tснтz	_	12	ns	*1
OE High to WAIT High-Z		tонтz	_	12	ns	*1
OE Low Setup Time to 1s	t Data-output	tola	30	_	ns	
LB, UB Setup Time to 1st	Data-output	t BLQ	30	_	ns	*5
OE Setup Time to CLK		toscк	4	_	ns	
OE Hold Time from CLK		tскон	2	_	ns	
Burst End CE1 Low Hold Time from CLK		t ckclh	2	_	ns	
Burst End LB, UB Hold Time from CLK		tсквн	2	_	ns	
Burst Terminate	BL = 8, 16	t	30	_	ns	*6
Recovery Time	BL = Continuous	trrb -	70	_	ns	*6

^{*1:} The output load 50 pF with 50 Ω termination to $V_{\text{DD}} \times 0.5 \ \text{V}.$

^{*2:} WAIT drives High at the beginning depending on OE falling edge timing.

^{*3:} tcktv is guaranteed after toltl (Max) from $\overline{\text{OE}}$ falling edge and tosck must be satisfied.

^{*4:} The output load 5 pF without any other load.

^{*5:} Once \overline{LB} and \overline{UB} are determined, they must not be changed until the end of burst read.

^{*6:} Defined from the Low to High transition of $\overline{\text{CE}}1$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1$ whichever occurs late.

(6) Synchronous Write Operation (Burst Mode)

Porc	nmeter	Symbol	<u> </u>	ilue	Unit	Note
Faic	imetei	Symbol -	Min	Max	Onit	Note
Burst Write Cycle Time		twcв	_	8000	ns	
Data Setup Time to CLK		tosck	4		ns	
Data Hold Time from CLK		tонск	2		ns	
WE Low Setup Time to 1s	t Data Input	twld	30		ns	
LB, UB Setup Time for Write		tвs	- 5		ns	*1
WE Setup Time to CLK		t wsck	4	_	ns	
WE Hold Time from CLK		tскwн	2		ns	
CE1 Low to WAIT High		tсьтн	5	15	ns	*2
WE Low to WAIT High		twlтн	5	15	ns	*2
CE1 High to WAIT High-Z		tснтz	_	12	ns	*2
Burst End CE1 Low Hold	Time from CLK	tckclh	2		ns	
Burst End CE1 High Setup Time to next CLK		t chck	4	_	ns	
Burst End LB, UB Hold Time from CLK		tсквн	2		ns	
Burst Terminate	BL = 8, 16	t _{TRB}	30	_	ns	*3
Recovery Time	BL = Continuous	LIKB	70		ns	*3

^{*1:} Defined from the valid input edge to the High to Low transition of either \overline{ADV} , $\overline{CE1}$, or \overline{WE} , whichever occurs last. And once \overline{LB} , \overline{UB} are determined, \overline{LB} , \overline{UB} must not be changed until the end of burst write.

^{*2:} The output load 50 pF with 50 Ω termination to V_{DD} \times 0.5 V.

^{*3:} Defined from the Low to High transition of $\overline{\text{CE}}1$ to the High to Low transition of either $\overline{\text{ADV}}$ or $\overline{\text{CE}}1$ whichever occurs late for the next access.

(7) Power Down Parameters

(At recommended operating conditions unless otherwise noted)

Parameter	Symbol	Value		Unit	Note
r ai ailletei	Syllibol	Min	Max	Oilit	Note
CE2 Low Setup Time for Power Down Entry	t csp	10	_	ns	
CE2 Low Hold Time after Power Down Entry	t C2LP	70		ns	
CE2 Low Hold Time for Reset to Asynchronous Mode	t _{C2LPR}	70	_	ns	*1
CE1 High Hold Time following CE2 High after Power Down Exit [Sleep mode only]	tснн	300	_	μs	*2
CE1 High Hold Time following CE2 High after Power Down Exit [not in Sleep mode]	tсннр	70	_	ns	*3
CE1 High Setup Time following CE2 High after Power Down Exit	tснs	0	_	ns	*2

^{*1 :} Applicable when RP = 0 (Reset to Page mode) .

(8) Other Timing Parameters

Parameter	Symbol	Value		Unit	Notes
raiametei	Syllibol	Min	Max		Notes
CE1 High to OE Invalid Time for Standby Entry	t cHOX	10	_	ns	
CE1 High to WE Invalid Time for Standby Entry	t chwx	10	_	ns	*1
CE2 Low Hold Time after Power-up	t _{C2LH}	50	_	μs	
CE1 High Hold Time following CE2 High after Power-up	tснн	300	_	μs	
Input Transition Time (except for CLK)	t⊤	1	25	ns	*2, *3

^{*1 :} Some data might be written into any address location if tchwx (Min) is not satisfied.

^{*2 :} Applicable also to power-up.


^{*3 :} Applicable when Partial mode is set.

^{*2 :} Except for clock input transition time.

^{*3 :} The Input Transition Time (t_T) at AC testing is 5 ns for Asynchronous operation and 3 ns for Synchronous operation respectively. If actual t_T is longer than 5 ns or 3 ns specified as AC test condition, it may violate AC specification of some timing parameters. Refer to " (9) AC Test Conditions".


(9) AC Test Conditions


(o) it is the continuence								
Description	Description		Symbol Test Setup		Unit	Note		
Input High Level		VIH	_	$V_{\text{DD}}\times 0.8$	V			
Input Low Level	put Low Level		VIL —		V			
Input Timing Measurement L	.evel	V _{REF}	_	$V_{\text{DD}} \times 0.5$	DD × 0.5 V			
Input Transition Time	Async.	tτ	Between V _{IL} and V _{IH}	5	ns			
	Sync.	"	Detween vil and viii	3	ns			





■ TIMING DIAGRAMS


(1) Asynchronous Read Timing #1-1 (Basic Timing)




































(13) Asynchronous Write Timing #3-4 (WE, LB, UB Byte Write Control) twc twc Address Address Valid Address Valid CE₁ Low WE tBW tBW tas twR tas twR LB tвнр tbwo tos tos tDH_ tDH. DQ₇ to DQ₀ Valid Data Input Valid Data Input (Input) tBWO tвw tвw tas tas twR twR ŪΒ tBHP tos tDH DQ $_{15}$ to DQ $_{8}$ Valid Data Input . Valid Data Input (Input) Note: This timing diagram assumes CE2 = H, $\overline{ADV} = L$ and $\overline{OE} = H$.











(18) Clock Input Timing



Notes : • Stable clock input must be required during $\overline{CE}1 = L$.


- tck is defined between valid clock edges.
- tckt is defined between ViH (Min) and ViL (Max)


(19) Address Latch Timing (Synchronous Mode)





Notes: • Case #1 is the timing when $\overline{CE1}$ is brought to Low after \overline{ADV} is brought to Low. Case #2 is the timing when \overline{ADV} is brought to Low after $\overline{CE1}$ is brought to Low.


- Address valid time must be equal or greater than the specified minimum value of tck.
- tvpl is specified from the falling edge of either CE1 or ADV whichever comes late.
 At least one valid clock edge must be input during ADV = L.
- tvsck and tclck are applied to the 1st valid clock edge during ADV=L.
















(26) Power-up Timing #1




Note: The tc2LH specifies after VDD reaches specified minimum level.

(27) Power-up Timing #2




Note: The tchh specifies after Vdd reaches specified minimum level and applicable both $\overline{\text{CE}}1$ and CE2. If transition time of Vdd (from 0V to Vdd Min) is longer than 50ms, Power-up Timing#1 must be applied.

(28) Power Down Entry and Exit Timing





Note: This Power Down mode can be also used as a reset timing if "Power-up timing" above could not be satisfied and Power Down program was not performed prior to this reset.

(29) Standby Entry Timing after Read or Write




Note: Both tchox and tchwx define the earliest entry timing for Standby mode.





- *1: The all address inputs must be High from Cycle #1 to #5.
- *2: The address key must conform to the format specified in "■FUNCTIONAL DESCRIPTION". If not, the operation and data are not guaranteed.
- *3: After top or the following Cycle #6, the CR Set is completed and returned to the normal operation. top and the are applicable to returning to asynchronous mode and to synchronous mode respectively.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (LB or UB) need to be Low.







- *1: The all address inputs must be High from Cycle #1 to #5.
- *2 : The address key must conform to the format specified in "■FUNCTIONAL DESCRIPTION". If not, the operation and data are not guaranteed.
- *3: After ttrb following Cycle #6, the CR Set is completed and returned to the normal operation.
- *4: Byte read or write is available in addition to Word read or write. At least one byte control signal (LB or UB) need to be Low.

■ ORDERING INFORMATION

Part Number	Package	Remarks
MB82DBS02163D-70LBGT	71-ball plastic FBGA (BGA-71P-M03)	

■ PACKAGE DIMENSION





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.