## MOS INTEGRATED CIRCUIT $\mu$ PD6P8, 6P8A, 6P8B

## 4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION

## DESCRIPTION

The $\mu$ PD6P8, 6P8A, 6P8B are microcontrollers for infrared remote control transmitters and are provided with a one-time PROM as the program memory.

Because users can write programs for the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}, 6 \mathrm{P} 8 \mathrm{~B}$, They are ideal for program evaluation and smallscale production of application systems that use the $\mu \mathrm{PD} 67 \mathrm{~A}, 67 \mathrm{~B}, 68 \mathrm{~A}, 68 \mathrm{~B}$.

When reading this document, also refer to the following documents.
$\mu$ PD67, 67A, 68, 68A, 69 Data Sheet: U14935E
$\mu$ PD67B, 68B Data Sheet:

## FEATURES

- Program memory (one-time PROM):
- Data memory (RAM):
- On-chip carrier generator for infrared remote control:
- 9-bit programmable timer:
- Instruction execution time:
- Stack level:
- I/O pins (Kı/o):
- Input pins (Kı):
- Sense input pins (So, S2):
- $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ pin ( $\mathrm{I} / \mathrm{O}$ ):
- Power supply voltage:
- Operating ambient temperature:
- Oscillator frequency:
- On-chip POC circuit and RAM retention detector
- On-chip oscillator ( $\mu$ PD6P8B)
$2026 \times 10$ bits
$32 \times 4$ bits
The high-level and low-level width can be set separately from 250 ns to $64 \mu \mathrm{~s}$ (@ fx $=4 \mathrm{MHz}$ operation) via modulo registers
1 channel
$16 \mu \mathrm{~s}$ (@fx $=4 \mathrm{MHz}$ )
1 level (stack RAM is for data memory RF as well)
8 units
4 units
2 units
1 unit (when in output mode, this is the remote control transmission display pin)
$V_{D D}=1.9$ to 3.6 V
$\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$
$\mathrm{fx}=3.5$ to 4.5 MHz


## APPLICATIONS

Infrared remote control transmitters (for AV and household electric appliances)

[^0]
## ORDERING INFORMATION

| Part Number | Package |
| :--- | :--- |
| $\mu$ PD6P8MC-5A4-A | 20-pin plastic SSOP $(7.62 \mathrm{~mm}(300))$ |
| $\mu$ PD6P8AMC-5A4-A | 20-pin plastic SSOP $(7.62 \mathrm{~mm}(300))$ |
| $\mu$ PD6P8BMC-5A4-A ${ }^{\text {Note }}$ | 20-pin plastic SSOP $(7.62 \mathrm{~mm}(300))$ |

Note Under development

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

## $\mu$ PD6P8 PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))
(1) Normal operation mode

(2) PROM programming mode


Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.
L: Connect each of these pins to GND via a pull-down resistor.

## $\mu$ PD6P8A PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))
(1) Normal operation mode

(2) PROM programming mode


Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.
F: These pins are pulled down internally, so leave them open.
<R> $\mu$ PD6P8B PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))
(1) Normal operation mode

(2) PROM programming mode


Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.
F: These pins are pulled down internally, so leave them open.

## BLOCK DIAGRAM



LIST OF FUNCTIONS


## CONTENTS

1. PIN FUNCTIONS ..... 8
1.1 Normal Operation Mode ..... 8
1.2 PROM Programming Mode ..... 10
1.3 Pins I/O Circuits ..... 11
1.4 Recommended Connection of Unused Pins ..... 12
1.5 Notes on Using Kı Pin After Reset ..... 12
2. DIFFERENCES BETWEEN $\mu$ PD67A, 67B, 68A, 68B, AND $\mu$ PD6P8, 6P8A, 6P8B ..... 13
3. INTERNAL CPU FUNCTIONS ..... 14
3.1 Program Counter (PC): 11 Bits ..... 14
3.2 Stack Pointer (SP): 1 Bit ..... 14
3.3 Address Stack Register (ASR (RF)): 11 Bits ..... 14
3.4 Program Memory (One-Time PROM): 2,026 Steps $\times 10$ Bits ..... 15
3.5 Data Memory (RAM): $32 \times 4$ Bits ..... 16
3.6 Data Pointer (DP): 12 Bits ..... 17
3.7 Accumulator (A): 4 Bits ..... 17
3.8 Arithmetic and Logic Unit (ALU): 4 Bits ..... 17
3.9 Flags ..... 18
3.9.1 Status flag (F) ..... 18
3.9.2 Carry flag (CY) ..... 18
4. PORT REGISTERS (PX) ..... 19
4.1 Kıo Port (P0) ..... 20
4.2 Kı Port/Special Ports (P1) ..... 20
4.2.1 Kı port ( $\mathrm{P}_{11}$ : bits 4 to 7 of $\mathrm{P}_{1}$ ) ..... 20
4.2.2 So port (bit 2 of P1) ..... 21
4.2.3 $\mathrm{S}_{1} /$ LED port (bit 3 of P1) ..... 21
4.2.4 $\quad$ S2 port (bit 1 of P1) ..... 21
4.3 Control Register 0 (P3) ..... 22
4.3.1 RAM retention flag (bit 3 of P3) ..... 23
4.4 Control Register 1 (P4) ..... 25
5. TIMER ..... 26
5.1 Timer Configuration ..... 26
5.2 Timer Operation ..... 27
5.3 Carrier Output ..... 29
5.3.1 Carrier output generator ..... 29
5.3.2 Carrier output control ..... 30
5.4 Software Control of Timer Output ..... 32
6. STANDBY FUNCTION ..... 33
6.1 Outline of Standby Function ..... 33
6.2 Standby Mode Setting and Release ..... 34
6.3 Standby Mode Release Timing ..... 36
7. RESET ..... 37
8. POC CIRCUIT ..... 38
8.1 Functions of POC Circuit ..... 39
8.2 Oscillation Check at Low Supply Voltage ..... 39
9. SYSTEM CLOCK OSCILLATOR ( $\mu$ PD6P8, 6P8A) ..... 40
10. INSTRUCTION SET ..... 41
10.1 Machine Language Output by Assembler ..... 41
10.2 Circuit Symbol Description ..... 42
10.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table ..... 43
10.4 Accumulator Manipulation Instructions ..... 47
10.5 I/O Instructions ..... 50
10.6 Data Transfer Instructions ..... 51
10.7 Branch Instructions ..... 53
10.8 Subroutine Instructions ..... 54
10.9 Timer Operation Instructions ..... 55
10.10 Others ..... 58
11. ASSEMBLER RESERVED WORDS ..... 60
11.1 Mask Option Directives ..... 60
11.1.1 OPTION and ENDOP quasi-directives ..... 60
11.1.2 Mask option definition quasi-directives ..... 60
12. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY) ( $\mu$ PD6P8) ..... 61
12.1 Operating Mode When Writing/Verifying Program Memory ..... 61
12.2 Program Memory Writing Procedure ..... 62
12.3 Program Memory Reading Procedure ..... 63
13. WRITING AND VERIFICATION OF ONE-TIME PROM (PROGRAM MEMORY) ( $\mu$ PD6P8A, 6P8B) ..... 64
13.1 Initialization ..... 64
13.2 Serial Communication Format ..... 65
13.3 Writing of Program Memory ..... 66
13.4 Reading of Program Memory ..... 66
14. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8) ..... 67
15. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8A) ..... 74
16. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8B) (TARGET) ..... 79
17. CHARACTERISTIC CURVES (REFERENCE VALUES) ( $\mu$ PD6P8) ..... 84
18. APPLICATION CIRCUIT EXAMPLE ..... 85
19. PACKAGE DRAWING ..... 88
20. RECOMMENDED SOLDERING CONDITIONS ..... 89
APPENDIX A. DEVELOPMENT TOOLS ..... 90
APPENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT (In the case of NEC transmission format in command one-shot transmission mode) ..... 91

## 1. PIN FUNCTIONS

### 1.1 Normal Operation Mode

(1) $\mu$ PD6P8, 6P8A

| Pin No. | Symbol | Function | Output Format | After Reset |
| :---: | :---: | :---: | :---: | :---: |
| $1$ <br> 2 <br> 15 to 20 | K100 to K107 | 8-bit I/O port. I/O mode can be switched in 8-bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as a key scan outputs from the key matrix. | $\begin{aligned} & \text { CMOS } \\ & \text { Push-pull Note } 1 \end{aligned}$ | High-level output |
| 3 | So | Input port. <br> This pin can also be used as a key return input from the key matrix. <br> In input mode, the use of a pull-down resistor for the So and $\mathrm{S}_{1}$ ports can be specified by software in 2-bit units. If input mode is released by software, this pin is placed in the OFF mode and enters a high-impedance state. | - | High-impedance (OFF mode) |
| 4 | $S_{1} / \overline{L E D}$ | I/O port. <br> In input mode ( $\mathrm{S}_{1}$ ), this pin can also be used as a key return input from the key matrix. <br> The use of a pull-down resistor for the $S_{0}$ and $S_{1}$ ports can be specified by software in 2-bit units. In output mode ( $\overline{\mathrm{LED}}$ ), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\mathrm{LED}}$ output in synchronization with the REM signal. | CMOS push-pull | High-level output (LED) |
| 5 | REM | Infrared remote control transmission output. <br> The output is active high. <br> The carrier high-level and low-level width can each be freely set in a range of 250 ns to $64 \mu \mathrm{~s}$ (@ fx $=4 \mathrm{MHz}$ ) using software. | CMOS push-pull | Low-level output |
| 6 | VDD | Power supply | - | - |
|  | Xout XIn | These pins are connected to system clock ceramic resonators. | - | Low level (oscillation stopped) |
| 9 | GND | GND pin | - | - |
| 10 | $\mathrm{S}_{2}$ | Input port. <br> The use of the STOP mode release of the $\mathrm{S}_{2}$ port can be specified by software. <br> When using this pin as a key input from the key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, this pin can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.) | - | Input <br> (high impedance, STOP mode release cannot be used) |
| 11 to 14 | $\mathrm{K}_{10}$ to $\mathrm{K}_{13}{ }^{\text {Note }} 2$ | 4-bit input port. <br> These pins can be used as key return inputs to the key matrix. The use of pull-down resistors can be specified by software in 4 -bit units. | - | Input (low-level) |

Notes 1. Note that the drive capability of the low-level output side is held low.
2. In order to prevent malfunction, do not input a high-level signal to pins $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.
$<\mathrm{R}>\quad$ (2) $\mu$ PD6P8B

| Pin No. | Symbol | Function | Output Format | After Reset |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline 1 \\ 2 \\ 15 \text { to } 20 \end{array}$ | K100 to K107 | 8-bit I/O port. I/O mode can be switched in 8 -bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as a key scan outputs from the key matrix. | CMOS <br> Push-pull ${ }^{\text {Note } 1}$ | High-level output |
| 3 | So | Input port. <br> This pin can also be used as a key return input from the key matrix. <br> In input mode, the use of a pull-down resistor for the So and $\mathrm{S}_{1}$ ports can be specified by software in 2-bit units. If input mode is released by software, this pin is placed in the OFF mode and enters a high-impedance state. | - | High-impedance (OFF mode) |
| 4 | $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ | I/O port. <br> In input mode ( $\mathrm{S}_{1}$ ), this pin can also be used as a key return input from the key matrix. <br> The use of a pull-down resistor for the $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ ports can be specified by software in 2-bit units. In output mode ( $\overline{L E D}$ ), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\mathrm{LED}}$ output in synchronization with the REM signal. | CMOS push-pull | High-level output (LED) |
| 5 | REM | Infrared remote control transmission output. <br> The output is active high. <br> The carrier high-level and low-level width can each be freely set in a range of 250 ns to $64 \mu \mathrm{~s}$ (@ fx $=4 \mathrm{MHz}$ ) using software. | CMOS push-pull | Low-level output |
| 6 | VDD | Power supply | - | - |
| 7 | IC | Internally connected pin | - | - |
| 9 | GND | GND pin | - | - |
| $\begin{array}{\|l\|} \hline 8 \\ 10 \end{array}$ | $\begin{aligned} & S_{3} \\ & S_{2} \end{aligned}$ | Input port. <br> The use of the STOP mode release of the $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ ports can be specified by software. <br> When using these pins as a key input from the key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, these pins can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.) | - | Input <br> (high impedance, STOP mode release cannot be used) |
| 11 to 14 | Kıo to $\mathrm{K}_{13}$ Note 2 | 4-bit input port. <br> These pins can be used as key return inputs to the key matrix. The use of pull-down resistors can be specified by software in 4-bit units. | - | Input (low-level) |

Notes 1. Note that the drive capability of the low-level output side is held low.
2. In order to prevent malfunction, do not input a high-level signal to pins $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.

### 1.2 PROM Programming Mode

(1) $\mu$ PD6P8

| Pin No. | Symbol | Function | I/O |
| :--- | :--- | :--- | :--- |
| 1,2 <br> 15 to 20 | Do to $\mathrm{D}_{7}$ | 8-bit data I/O when writing/verifying program memory | I/O |
| 3 | CLK | Clock input for updating address when writing/verifying program <br> memory | Input |
| 6 | VDD | Power Supply <br> Supply +3 V to this pin when writing/verifying program memory. | - |
| 7 | Xout | Clock necessary for writing program memory. Connect a 4 MHz ceramic <br> resonator to these pins. | - |
| 8 | XIN | GND | GND |

(2) $\mu$ PD6P8A

| Pin No. | Symbol | Function | I/O |
| :--- | :--- | :--- | :--- |
| 2 | SO | Serial data output when verifying program memory | Output |
| 3 | SCLK | Clock input when writing/verifying program memory | Input |
| 4 | SI | Serial data input when writing program memory | Input |
| 6 | VDD | Power Supply <br> Supply +3 V to this pin when writing/verifying program memory. | - |
| 7 | Xout | Clock necessary for writing program memory. Connect a 4 MHz ceramic <br> resonator to these pins. | - |
| 8 | XIN | GND | Input |
| 9 | GND | VPP | Supplies voltage for writing/verifying program memory. <br> Apply +10.5 V to this pin. |
| 10 |  | - |  |

$<$ R> (3) $\mu$ PD6P8B

| Pin No. | Symbol | Function | I/O |
| :--- | :--- | :--- | :--- |
| 2 | SO | Serial data output when verifying program memory | Output |
| 3 | SCLK | Clock input when writing/verifying program memory | Input |
| 4 | SI | Serial data input when writing program memory | Input |
| 6 | VDD | Power Supply <br> Supply +3 V to this pin when writing/verifying program memory. | - |
| 9 | GND | GND | - |
| 10 | VPP | Supplies voltage for writing/verifying program memory. <br> Apply +10.5 V to this pin. | - |

### 1.3 Pins I/O Circuits

The I/O circuits of the $\mu$ PD6P8, 6P8A, 6P8B pins are shown in partially simplified forms below.
(1) $K_{1 / 00}$ to $K_{1 / 07}$
(4) $\mathrm{S}_{0}$

(2) $K_{10}$ to $K_{13}$

(3) REM
(6) $\mathrm{S}_{2}, \mathrm{~S}_{3}{ }^{\text {Note }} 2$


Notes 1. The drive capability is held low.
2. $\mu$ PD6P8B only

### 1.4 Recommended Connection of Unused Pins

The following connections are recommended for unused pins in the normal operation mode.

Table 1-1. Connections for Unused Pins

| Pin |  | Connection |  |
| :---: | :---: | :---: | :---: |
|  |  | Inside the Microcontroller | Outside the Microcontroller |
| KI/00-KI/07 | Input mode | - | Leave open |
|  | Output mode | High-level output |  |
| REM |  | - |  |
| $1 C^{\text {Note }}$ |  | - |  |
| $S_{1} / \overline{L E D}$ |  | Output mode ( $\overline{\mathrm{LED}}$ ) setting |  |
| So |  | OFF mode setting | Directly connect these pins to GND |
| $\mathrm{S} 2, \mathrm{~S}_{3}$ Note |  | - |  |
| $\mathrm{K}_{10}-\mathrm{K}_{13}$ |  | - |  |

Note $\mu$ PD6P8B only

Caution The I/O mode and the pin output level are recommended to be fixed by setting them repeatedly in each loop of the program.

### 1.5 Notes on Using Kı Pin After Reset

In order to prevent malfunction, do not input a high-level signal to pins $\mathrm{K}_{10}$ to $\mathrm{K}_{13}$ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.
2. DIFFERENCES BETWEEN $\mu$ PD67A, 67B, 68A, 68B, AND $\mu$ PD6P8, 6P8A, 6P8B

Table 2-1 shows the differences between the $\mu$ PD67A, 67B, 68A, 68B, and $\mu$ PD6P8, 6P8A, 6P8B.
The only differences between these models are the program memory, RAM retention detection voltage, internal oscillator, POC detection voltage, and supply voltage; the other CPU functions and internal peripheral hardware are the same.

The electrical specifications also differ slightly. For the electrical specifications, refer to the data sheet of each model.

Table 2-1. Differences Between $\mu$ PD67A, 67B, 68A, 68B, and $\mu$ PD6P8, 6P8A, 6P8B

| Item | $\mu \mathrm{PD} 6 \mathrm{P} 8$ | $\mu$ PD6P8A | $\mu$ PD6P8B | $\mu$ PD67A | $\mu$ PD67B | $\mu \mathrm{PD} 68 \mathrm{~A}$ | $\mu$ PD68B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM | One-time PROM |  |  | Mask ROM |  |  |  |
|  | $2026 \times 10$ bits |  |  | $1002 \times 10$ bits |  | $2026 \times 10$ bits |  |
| POC detection voltage | $\begin{gathered} \mathrm{V}_{\mathrm{POC}}=1.8 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ |  |  | $\begin{gathered} \mathrm{V}_{\text {POC }}=1.85 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ | $V_{\text {POC }}=1.5 \mathrm{~V}$ <br> (TYP.) | $\begin{gathered} \mathrm{V}_{\text {POC }}=1.85 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ | $V_{\text {POC }}=1.5 \mathrm{~V}$ <br> (TYP.) |
| RAM retention detection voltage | $\begin{gathered} \mathrm{V}_{\mathrm{ID}}=1.8 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ | $V_{I D}=1.6 \mathrm{~V}$ <br> (TYP.) |  | $\begin{gathered} \mathrm{V}_{\mathrm{ID}}=1.4 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{10}=1.5 \mathrm{~V} \\ \text { (TYP.) } \end{gathered}$ | $\mathrm{V}_{\mathrm{ID}}=1.4 \mathrm{~V}$ <br> (TYP.) | $V_{I D}=1.5 \mathrm{~V}$ <br> (TYP.) |
| Internal oscillator | - |  | $\mathrm{fx}=4 \mathrm{MHz}$ <br> (TYP.) | - |  |  |  |
| Supply voltage | $\mathrm{V}_{\text {DD }}=1.9$ to 3.6 V |  |  | $\mathrm{V}_{\text {oo }}=2.0$ to 3.6 V | $\mathrm{V}_{\text {oo }}=1.65$ to 3.6 V | $\mathrm{V}_{\text {oo }}=2.0$ to 3.6 V | $V_{\text {Do }}=1.65$ to 3.6 V |
| Electrical specifications | Some electrical specifications, such as data retention voltage and current consumption, differ. Refer to data sheet of each model for details. |  |  |  |  |  |  |

## 3. INTERNAL CPU FUNCTIONS

### 3.1 Program Counter (PC): 11 Bits

The program counter (PC) is a binary counter that holds the address information of the program memory.

Figure 3-1. Program Counter Configuration

PC | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

The PC contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing jump instructions (JMP, JC, JNC, JF, JNF), the PC contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved in the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to the PC.

After reset, the value of the PC becomes " 000 H ".

### 3.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register that holds the status of the address stack register.
The stack pointer contents are incremented when the call instruction (CALL) is executed and decremented when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to 0 .
When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is defined as hung up, a system reset signal is generated, and the PC becomes 000 H .

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

### 3.3 Address Stack Register (ASR (RF)): 11 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed.
The lower 8 bits are allocated in RF of the data memory as a alternate-function RAM. The register holds the ASR value even after the RET instruction is executed.

After reset, it holds the previous data (undefined when turning on the power).

## Caution If RF is accessed as the data memory, the higher 4 bits become undefined.

Figure 3-2. Address Stack Register Configuration

### 3.4 Program Memory (One-Time PROM): 2,026 Steps $\times 10$ Bits

The one-time PROM consists of 10 bits per step, and is addressed by the program counter.
The program memory stores programs and table data, etc.
The 22 steps from FEAH to FFFH cannot be used in the test program area.

Figure 3-3. Program Memory Map


Note The test program area is designed so that a program or data placed in either of them by mistake is returned to the 000 H address.

### 3.5 Data Memory (RAM): $32 \times 4$ Bits

The data memory, which is a static RAM consisting of $32 \times 4$ bits, is used to retain processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.
After reset, R0 is cleared to 00 H and R 1 to RF retain the previous data (undefined when turning on the power).

Figure 3-4. Data Memory Configuration
$R_{1 \text { n }}$ (higher 4 bits) Ron (lower 4 bits)

| R0 |  | $\rightarrow$ Note 1 |
| :---: | :---: | :---: |
| $\mathrm{R}_{10}$ | Roo |  |
| R1 |  |  |
| $\mathrm{R}_{11}$ | R01 |  |
| R2 |  |  |
| R12 | Ro2 |  |
| R3 |  |  |
| R13 | R03 |  |
| R4 |  |  |
| R14 | R04 |  |
| R5 |  |  |
| R15 R6 R05 |  |  |
|  |  |  |
| $\mathrm{R}_{16}$ | R06 |  |
| R7 |  |  |
| R17 | R07 |  |
| R8 |  |  |
| R18 | R08 |  |
| R9 |  |  |
| R19 | R09 |  |
| RA |  |  |
| $\mathrm{R}_{14}$ | RoA |  |
| RB |  |  |
| $\mathrm{R}_{18}$ | Rob |  |
| RC |  |  |
| $\mathrm{R}_{10} \mathrm{R}$ RD Roc |  |  |
|  |  |  |
| $\mathrm{R}_{1 \mathrm{D}}$ | Rod |  |
| RE |  |  |
| $\mathrm{R}_{1 \mathrm{E}}$ | RoE |  |
| RF |  | $\rightarrow$ Note 2 |
| $\mathrm{R}_{1 \mathrm{~F}}$ | RoF |  |

Notes 1. R0 alternately functions as the ROM data pointer (refer to 3.6 Data Pointer (DP)).
2. RF alternately functions as the PC address stack (refer to 3.3 Address Stack Register (ASR (RF)).

### 3.6 Data Pointer (DP): 12 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents.
The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 4 bits by bits 4 to 7 of the P3 register (CRO).

After reset, the pointer contents become 000 H .

Figure 3-5. Data Pointer Configuration


### 3.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations.

After reset, the accumulator contents are left undefined.

Figure 3-6. Accumulator Configuration

| $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ |
| :--- | :--- | :--- | :--- |

### 3.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple (mainly logical) operations.

### 3.9 Flags

### 3.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag.
The status flag is set (to 1 ) in the following cases.

- If the condition specified with the operand is met when the STTS instruction is executed
- When standby mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Conversely, the status flag is cleared (to 0 ) in the following cases:

- If the condition specified with the operand is not met when the STTS instruction is executed.
- When the status flag has been set (to 1), the HALT instruction executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Table 3-1. Conditions for Status Flag (F) to Be Set by STTS Instruction

| Operand Value of STTS Instruction |  |  |  | Condition for Status Flag (F) to Be Set |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |  |
| 0 | 0 | 0 | 0 | High level is input to at least one of Kı pins. |
|  | 0 | 1 | 1 | High level is input to at least one of Kı pins. |
|  | 1 | 1 | 0 | High level is input to at least one of Kı pins. |
|  | 1 | 0 | 1 | The down counter of the timer is 0 . |
| 1 | Either of the combinations of $b_{2}, b_{1}$, and $b_{0}$ above. |  |  | [The following condition is added in addition to the above.] High level is input to at least one of $\mathrm{S}_{0}$ Note $\mathbf{1}^{1}, \mathrm{~S}_{1}$ Note ${ }^{1}$, or $\mathrm{S}_{2}$ Note 2 pins. |

Notes 1. The $S_{0}$ and $S_{1}$ pins must be set to input mode (bit 2 and bit 0 of the $P 4$ register are set to 0 and 1, respectively).
2. The use of STOP mode release for the $S_{2}$ pin must be enabled (bit 3 of the $P 4$ register is set to 1 ).

### 3.9.2 Carry flag (CY)

The carry flag is set (to 1 ) in the following cases:

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is 1 and bit 3 of the operand is 1.
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 1 .
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0 FH .

The carry flag is cleared (to 0 ) in the following cases:

- If the ANL instruction or the XRL instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is 0 .
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 0 .
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When data is written to the accumulator by the MOV instruction or the IN instruction.


## 4. PORT REGISTERS (PX)

The Kı/o port, the Kı port, the special ports (So, $\mathrm{S}_{1} / \mathrm{LED}, \mathrm{S}_{2}$ ), and the control registers are treated as port registers. After reset, the port register values are as shown below.

Figure 4-1. Port Register Configuration

| Port register |  |  |  |  |  |  |  | After reset |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PO |  |  |  |  |  |  |  | FFH |
| $\mathrm{P}_{10}$ |  |  |  | Poo |  |  |  |  |
| $\mathrm{K}_{1 / 07}$ | Kl/O6 | Kl/05 | K//O4 | $\mathrm{K}_{1 / \text { о3 }}$ | K//02 | Kl/O1 | Kı/OO |  |
| P1 |  |  |  |  |  |  |  | $\times X \times \times 11 \times 1 B^{\text {Note } 1}$ |
| $\mathrm{P}_{11}$ |  |  |  |  | P |  |  |  |
| Kı3 | Kı2 | K 11 | Kı0 | $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ | So | S2 | 1 |  |
| P3 (control register 0) |  |  |  |  |  |  |  | $0000 \times 000 B^{\text {Note } 2}$ |
| $\mathrm{P}_{13}$ |  |  |  | $\mathrm{P}_{03}$ |  |  |  |  |
| DP11 | DP10 | DP9 | DP8 | RAM retention flag | - | - | - |  |
| P4 (control register 1) |  |  |  |  |  |  |  | 26H |
| $\mathrm{P}_{14}$ |  |  |  | P 04 |  |  |  |  |
| 0 | 0 | K <br> Pull-down | So/S 1 Pull-down | $\mathrm{S}_{2}$ STOP release | $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ mode | KI/o mode | So mode |  |

Notes 1. $\times$ : Refers to the value based on the $K_{1}$ and $S_{2}$ pin state.
2. $x$ : Refers to the value based on decrease of power supply voltage ( 0 when $V_{D D} \leq V_{I D}$ )

Remark VID: RAM retention detection voltage

Table 4-1. Relationship Between Ports and Reading/Writing

| Port Name | Input Mode |  | Output Mode |  |
| :--- | :--- | :---: | :---: | :---: |
|  | Read | Write | Read | Write |
| $\mathrm{K}_{1 / 0}$ | Pin state | Output latch | Output latch | Output latch |
| $\mathrm{K}_{1}$ | Pin state | - | - | - |
| $\mathrm{S}_{0}$ | Pin state | - | Note | - |
| $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ | Pin state | - | Pin state | - |
| $\mathrm{S}_{2}$ | Pin state | - | - | - |

Note When in OFF mode, " 1 " is always read.

### 4.1 Kı/o Port (PO)

The KI/O port is an 8-bit I/O port for key scan output.
I/O mode is set by bit 1 of the P 4 register.
If a read instruction is executed, the pin state can be read in input mode, whereas the output latch contents can be read in output mode.

If a write instruction is executed, data can be written to the output latch regardless of input or output mode. After reset, the port is placed in output mode and the value of the output latch (P0) becomes 1111 1111B.
The Kıo port incorporates a pull-down resistor, allowing pull-down in input mode only.

Caution When a key is double-pressed, a high-level output and a low-level output may conflict at the Kı/o port. To avoid this, the low-level output current of the Kı/o port is held low. Therefore, be careful when using the Kı/o port for purposes other than key scan output.
The KI/o port is designed so that even when connected directly to Vdd within the normal supply voltage range ( $\mathrm{V}_{\mathrm{DD}}=1.9$ to 3.6 V ), no problem occurs.

Table 4-2. Kı/o Port (PO)

| Bit | $\mathrm{b}_{7}$ | $\mathrm{~b}_{6}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | $\mathrm{K}_{\mathrm{I} / 07}$ | $\mathrm{~K}_{\mathrm{I} / 06}$ | $\mathrm{~K}_{\mathrm{I} / 05}$ | $\mathrm{~K}_{\mathrm{I} / 04}$ | $\mathrm{~K}_{\mathrm{I} / 03}$ | $\mathrm{~K}_{\mathrm{l} / 02}$ | $\mathrm{~K}_{\mathrm{l} / 01}$ | $\mathrm{~K}_{\mathrm{I} / 00}$ |

bo to b7: When reading: In input mode, the KI/o pin's state is read.
In output mode, the KI/o pin's output latch contents are read.
When writing: Data is written to the KI/o pin's output latch regardless of input or output mode.

### 4.2 Kı Port/Special Ports (P1)

### 4.2.1 Kı port ( $\mathrm{P}_{11}$ : bits 4 to 7 of P 1 )

The Kı port is a 4-bit input port for key input. The pin state can be read.
The use of a pull-down resistor for the Kı port can be specified in 4-bit units by software using bit 5 of the P4 register. After reset, a pull-down resistor is connected.

Table 4-3. Kı/Special Port Register (P1)

| Bit | $\mathrm{b}_{7}$ | $\mathrm{~b}_{6}$ | $\mathrm{~b}_{5}$ | $\mathrm{~b}_{4}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Name | $\mathrm{K}_{13}$ | $\mathrm{~K}_{12}$ | $\mathrm{~K}_{11}$ | $\mathrm{~K}_{10}$ | $\mathrm{~S}_{1} / \mathrm{LED}$ | $\mathrm{S}_{0}$ | $\mathrm{~S}_{2}$ | Fixed to "1" |

$b_{1}: \quad$ The state of the $S_{2}$ pin is read (read only).
b2: In input mode, state of the So pin is read (read only).
In OFF mode, this bit is fixed to 1.
$b_{3}$ : The state of the $S_{1} / \overline{L E D}$ pin is read regardless of input/output mode (read only).
$\mathrm{b}_{4}$ to $\mathrm{b}_{7}$ : The state of the Kı pin is read (read only).

Caution In order to prevent malfunction, be sure to input a low level to one or more of pins Kıo to $\mathrm{K}_{13}$ when POC is released by supply voltage rising (Can be left open. When open, leave the pulldown resistor connected).

### 4.2.2 So port (bit 2 of P1)

The So port is an input/OFF mode port.
The pin state can be read by setting this port to input mode using bit 0 of the P 4 register.
In input mode, the use of a pull-down resistor for the $\mathrm{S}_{0}$ and $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ port can be specified in 2-bit units by software using bit 4 of the P4 register.

If input mode is released (thus set to OFF mode), the pin becomes high-impedance but is configured so that through current does not flow internally. In OFF mode, 1 can be read regardless of the pin state.

After reset, So is set to OFF mode, thus becoming high-impedance.

### 4.2.3 $\mathrm{S}_{1} \overline{\mathrm{LED}}$ port (bit 3 of P 1 )

The $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ port is an I/O port.
Input or output mode can be set using bit 2 of the P 4 resister. The pin state can be read in both input mode and output mode.

When in input mode, the use of a pull-down resistor for the $S_{0}$ and $S_{1} / \overline{L E D}$ ports can be specified in 2-bit units by software using bit 4 of the P 4 register.

When in output mode, the pull-down resistor is automatically disconnected and this pin becomes the remote control transmission display pin (refer to 5 TIMER).

After reset, $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ is placed in output mode, and a high level is output.

### 4.2.4 $\mathrm{S}_{2}$ port (bit 1 of P 1 )

The $\mathrm{S}_{2}$ port is an input port.
Use of STOP mode release for the S2 port can be specified by bit 3 of the P4 register.
When using the pin as a key input from a key matrix, enable (bit 3 of the P4 register is set to 1 ) the use of STOP mode release (at this time, a pull-down resistor is connected internally.) When STOP mode release is disabled (bit 3 of the P 4 register is set to 0 ), it can be used as an input port that does not release the STOP mode even if the release condition is met (at this time, a pull-down resistor is not connected internally.)

The state of the pin can be read in both cases.
After reset, $\mathrm{S}_{2}$ is set to input mode where the STOP mode release is disabled, and enters a high-impedance state.

### 4.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. After reset, the register becomes $0000 \times 000 B^{\text {Note }}$.

Note $\times$ : Refers to the value based on a decrease of power supply voltage ( 0 when $\mathrm{V}_{\mathrm{DD}} \leq \mathrm{V}_{\text {ID }}$ )

Remark VID: RAM retention detection voltage

Table 4-4. Control Register 0 (P3)

| Bit |  | $\mathrm{b}_{7}$ Note | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | DP (Data Pointer) |  |  |  | RAM retention flag | - |  |  |
|  |  | DP 11 | DP ${ }_{10}$ | DP9 | DP8 |  |  |  |  |
| Setting | 0 | 0 | 0 | 0 | 0 | Not retainable | Fixed to 0 |  |  |
|  | 1 | 1 | 1 | 1 | 1 | Retainable |  |  |  |
| After reset |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

bs: $\quad$ RAM retention flag. For function details, refer to 4.3.1 RAM retention flag (bit 3 of P3).
$b_{4}$ to $\mathrm{b}_{7}$ : Specify the higher bits of the ROM data pointer ( $D P_{8}$ to $D P_{11}$ ).

Note Set $\mathrm{b}_{7}$ to 0 in the case of the $\mu$ PD6P8, 6P8A, 6P8B.

### 4.3.1 RAM retention flag (bit 3 of P 3 )

The RAM retention flag indicates whether the supply voltage has fallen below the level at which the contents of the RAM are lost while the battery is being exchanged or when the battery voltage has dropped.

This flag is at bit 3 of control register 0 (P3).
It is cleared to 0 if the supply voltage drops below the RAM retention detection voltage. If this flag is 0 , it can be judged that the RAM contents have been lost or that power has just been applied. This flag can be used to initialize the RAM via software. After initializing the RAM and writing the necessary data to it, set this RAM retention flag to 1 by software. At this time, 1 means that data has been set to the RAM.

Figure 4-2. Supply Voltage Transition and Detection Voltage ( $\mu$ PD6P8)

(1) If the supply voltage rises after the battery has been set, and exceeds Vpoc (POC detection voltage), reset is cleared. Because the supply voltage rises from 0 V , which is lower than VID (RAM retention detection voltage), the RAM retention flag remains in the initial status 0.
(2) The supply voltage has now risen to the level at which the device can operate. Write the necessary data to the RAM and set the RAM retention flag to 1.
(3) The device is reset if the supply voltage drops below Vpoc. At point (A) in the figure, the voltage is lower than VID. Consequently, the RAM retention flag is cleared to 0.
(4) If the RAM retention flag is checked by software after reset has been cleared, it is 0 . This means that the contents of the RAM may have been lost. If this case, initialize the RAM by software.

Cautions 1. The software developed for the $\mu$ PD67A, 68A and 69A (using the RAM retention flag) can be used for the $\mu$ PD6P8 as is.
2. Unlike the $\mu$ PD67A, 68A and 69A, the RAM retention detection voltage of the $\mu$ PD6P8 is the same as the POC detection voltage. When software is newly developed, it is not necessary to use the RAM retention flag if only the RAM is initialized by reset.

Figure 4-3. Supply Voltage Transition and Detection Voltage ( $\mu$ PD6P8A, 6P8B)

(1) If the supply voltage rises after the battery has been set, and exceeds Vpoc (POC detection voltage), reset is cleared. Because the supply voltage rises from 0 V , which is lower than VID (RAM retention detection voltage), the RAM retention flag remains in the initial status 0 .
(2) The supply voltage has now risen to the level at which the device can operate. Write the necessary data to the RAM and set the RAM retention flag to 1.
(3) The device is reset if the supply voltage drops below Vpoc. At point ( $A$ ) in the above figure, the RAM retention flag remains 1 because the supply voltage is higher than $V_{I D}$ at this point.
(4) If the RAM retention flag is checked by software after reset has been cleared, it is 1 . This means that the contents of the RAM have not been lost. It is therefore not necessary to initialize the RAM by software.
(5) The device is reset if the supply voltage drops below Vpoc. At point ( $B$ ) in the figure, the voltage is lower than VID. Consequently, the RAM retention flag is cleared to 0 .
(6) If the RAM retention flag is checked by software after reset has been cleared, it is 0 . This means that the contents of the RAM may have been lost. If this case, initialize the RAM by software.

### 4.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below.
After reset, the register becomes 00100110 B .
Table 4-5. Control Register 1 (P4)

| Bit |  | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | - | - | $\mathrm{K}_{1}$ <br> Pull-down | So/S 1 <br> Pull-down |  | $S_{1} / \overline{L E D}$ mode | K/o <br> mode | So <br> mode |
| Setting | 0 | $\begin{aligned} & \text { Fixed } \\ & \text { to } 0 \end{aligned}$ | $\begin{aligned} & \text { Fixed } \\ & \text { to } 0 \end{aligned}$ | OFF | OFF | Disable | S1 | IN | OFF |
|  | 1 |  |  | ON | ON | Enable | $\overline{\text { LED }}$ | OUT | IN |
| After reset |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |

bo: Specifies the input mode of the So port. $0=$ OFF mode (high impedance); $1=I N$ (input mode).
$b_{1}$ : Specifies the I/O mode of the KI/o port.
$0=I N$ (input mode); 1 = OUT (output mode).
b2: Specifies the I/O mode of the $\mathrm{S}_{1} / \overline{\mathrm{LED}}$ port. $0=\mathrm{S}_{1}$ (input mode); $1=\overline{\mathrm{LED}}$ (output mode).
$b_{3}$ : Specified the use of STOP mode release by $\mathrm{S}_{2}$ port (with/without pull-down resistor). $0=$ disable (without pull-down); 1 = enable (with pull-down).
b4: Specifies the use of a pull-down resistor in $\mathrm{S}_{0} / \mathrm{S}_{1}$ port input mode. $0=\mathrm{OFF}$ (not used);
1 = ON (used)
b5: Specifies the use of a pull-down resistor for the Kı port. $0=$ OFF (not used);
1 = ON (used).

Remark In output mode or in OFF mode, all the pull-down resistors are automatically disconnected.

## 5. TIMER

### 5.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (ts to to), a flag (t9) permitting the 1-bit timer output, and a zero detector.

Figure 5-1. Timer Configuration


### 5.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer manipulation instruction. The timer manipulation instructions for making the timer start operation are shown below:

> MOV T0, A
> MOV T1, A
> MOV T, \#data10
> MOV T, @R0

The down counter is decremented $(-1)$ in the cycle of $64 / \mathrm{fx}$. If the value of the down counter becomes 0 , the zero detector generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT \#×101B) waiting for the timer to stop its operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. The following relational expression applies between the timer's output time and the down counter's set value.

$$
\text { Timer output time }=(\text { Set value }+1) \times 64 / \mathrm{fx}-4 / \mathrm{fx}
$$

In addition, when the timer is set successively, the timer output time is also 4/fx shorter than the total time. An example is shown below.

Example When $\mathrm{fx}=4 \mathrm{MHz}$

MOV T, \#3FFH
STTS \#05H
HALT \#05H
MOV T, \#232H
STTS \#05H
HALT \#05H

In the case above, the timer output time is as follows.

$$
\begin{aligned}
& \text { (Set value }+1) \times 64 / \mathrm{fx}+(\text { Set value }+1) \times 64 / \mathrm{fx}-4 / \mathrm{fx} \\
& =(511+1) \times 64 / 4+(50+1) \times 64 / 4-4 / 4 \\
& =9.007 \mathrm{~ms}
\end{aligned}
$$

By setting the flag (ta) that enables the timer output to 1, the timer can output its operation status from the $\mathrm{S}_{1} /$ LED pin and the REM pin. The REM pin can also output the carrier while the timer is in operation.

Table 5-1. Timer Output (at $\mathrm{t} 9=1$ )

|  | S $_{1} / \overline{\text { LED Pin }}$ | REM Pin |
| :--- | :---: | :---: |
| Timer operating | Low level | High level (or carrier output ${ }^{\text {Note }}$ ) |
| Timer halting | High level | Low level |

Note The carrier output results if bit 9 (CARY) of the high-level period setting modulo register (MOD1) is cleared (to 0).

Figure 5-2. Timer Output (When Carrier Is Not Output)


### 5.3 Carrier Output

### 5.3.1 Carrier output generator

The carrier generator consists of a 9-bit counter and two modulo registers for setting the high- and low-level periods (MOD1 and MODO respectively).

Figure 5-3. Configuration of Remote Controller Carrier Generator


Notes 1. Bit 9 of the modulo register for setting the low-level period (MODO) is fixed to 0.
2. t9: Flag that enables timer output (timer block) (see Figure 5-1 Timer Configuration)

The carrier duty ratio and carrier frequency can be determined by setting the high- and low-level widths using the respective modulo registers. Each of these widths can be set in a range of 250 ns to $64 \mu \mathrm{~s}$ (@ fx = 4 MHz ).

The system clock multiplied by 2 is used for the 9 -bit counter input ( 8 MHz when $\mathrm{fx}=4 \mathrm{MHz}$ ). MOD0 and MOD1 are read and written using timer manipulation instructions.

| MOV A, M00 | MOV M00, A | MOV M0, \#data10 |
| :--- | :--- | :--- |
| MOV A, M01 | MOV M01, A | MOV M1, \#data10 |
| MOV A, M10 | MOV M10, A | MOV M0, @R0 |
| MOV A, M11 | MOV M11, A | MOV M1, @R0 |

The values of MODO and MOD1 can be calculated from the following expressions.

$$
\begin{aligned}
& \text { MOD0 }=(2 \times \mathrm{fx} \times(1-\mathrm{D}) \times \mathrm{T})-1 \\
& \text { MOD1 }=(2 \times \mathrm{fx} \times \mathrm{D} \times \mathrm{T})-1
\end{aligned}
$$

Caution Be sure to input values in range of 001 H to 1FFH to MODO and MOD1.

Remark D: Carrier duty ratio ( $0<\mathrm{D}<1$ )
fx: Input clock (MHz)
T: Carrier cycle ( $\mu \mathrm{s}$ )

### 5.3.2 Carrier output control

Remote controller carrier can be output from the REM pin by clearing (0) bit 9 (CARY) of the modulo register for setting the high-level period (MOD1).

When performing carrier output, be sure to set the timer operation after setting the MOD0 and MOD1 values. Note that a malfunction may occur if the values of MODO and MOD1 are changed while carrier is being output from the REM pin.

Executing the timer manipulation instruction starts the carrier output from the low level.
If the timer's down counter reaches 0 during carrier output, carrier output is stopped and the REM pin becomes low level. If the down counter reaches 0 while the carrier output is high level, carrier output will stop after first becoming low level following the set period of high level.

Figure 5-4. Timer Output (When Carrier Is Output)

Timer manipulation instruction


Note If the down counter reaches 0 while the carrier output is high level, carrier output will stop after becoming low level.

Output from the REM pin is as follows, in accordance with the values set to bit 9 (CARY) of MOD1 and the timer output enable flag (t9), and the value of the timer block's 9 -bit down counter (to to ts).

Table 5-2. REM Pin Output

| MOD1 Bit 9 (CARY) | Timer Output Enable Flag <br> (Timer Block t9) | $9-$-Bit Down Counter <br> (Timer Block to to to) | REM Pin |
| :---: | :---: | :---: | :---: |
| - | - | 0 | Low-level output |
| - | 0 | Other than 0 |  |
| 0 | 1 |  | Carrier outputNote |
| 1 |  |  | High-level output |

Note Input values in the range of 001 H to 1 FFH to MOD0 and MOD1.

Caution MODO and MOD1 must be set while the REM pin is low level ( $\mathrm{t}_{\mathrm{g}}=0$ or to to $\mathrm{t}_{8}=0$ ).

Table 5-3. Example of Carrier Frequency Settings ( $\mathrm{fx}=4 \mathrm{MHz}$ )

| Setting Value |  | $t \mathrm{t}(\mu \mathrm{s})$ | tı ( $\mu \mathrm{s}$ ) | $\mathrm{T}(\mu \mathrm{s})$ | fc (kHz) | Duty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOD1 | MODO |  |  |  |  |  |
| 01H | 01H | 0.25 | 0.25 | 0.5 | 2,000 | 1/2 |
| 07H | OBH | 1.0 | 1.5 | 2.5 | 400 | 2/5 |
| 13H | 13H | 2.5 | 2.5 | 5.0 | 200 | 1/2 |
| 27H | 27H | 5.0 | 5.0 | 10 | 100 | 1/2 |
| 41H | 41 H | 8.25 | 8.25 | 16.5 | 60.6 | 1/2 |
| 41H | 85H | 8.25 | 16.75 | 25 | 40 | 1/3 |
| 45H | 89 H | 8.75 | 17.25 | 26.0 | 38.5 | 1/3 |
| 45H | 8BH | 8.75 | 17.5 | 26.25 | 38.10 | 1/3 |
| 45H | 8 CH | 8.75 | 17.625 | 26.375 | 37.9 | 1/3 |
| 47H | 91H | 9.0 | 18.25 | 27.25 | 36.7 | 1/3 |
| 48 H | 94H | 9.125 | 18.625 | 27.75 | 36.0 | 1/3 |
| 69H | D5H | 13.25 | 26.75 | 40.0 | 25 | 1/3 |
| 77H | 77H | 15.0 | 15.0 | 30.0 | 33.3 | 1/2 |
| C7H | C7H | 25.0 | 25.0 | 50.0 | 20 | 1/2 |
| FFH | FFH | 32.0 | 32.0 | 64.0 | 15.6 | 1/2 |



### 5.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-5, a pulse with a minimum width of $64 / \mathrm{fx}$ - 4/fx can be output.

Figure 5-5. Output of Pulse of 1-Instruction Cycle Width


## 6. STANDBY FUNCTION

### 6.1 Outline of Standby Function

To save current consumption, two types of standby modes, i.e., HALT mode and STOP mode, have been provided available.

In STOP mode, the system clock stops oscillation. At this time, the Xin and Xout pins are fixed to a low level.
In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and $\overline{\mathrm{LED}}$ output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port registers, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

Table 6-1. Statuses During Standby Mode

|  |  |  | STOP Mode | HALT Mode |
| :---: | :---: | :---: | :---: | :---: |
| Setting instruction |  |  | HALT instruction |  |
| Clock oscillator |  |  | Oscillation stopped | Oscillation continued |
| Operation <br> statuses | CPU |  | - Operation halted |  |
|  | Data memory |  | - Immediately preceding status retair |  |
|  | Accumulator |  | - Immediately preceding status ret |  |
|  | Flag | F | - 0 (When 1, the flag is not placed | standby mode.) |
|  |  | CY | - Immediately preceding status ret |  |
|  | Port register |  | - Immediately preceding status ret |  |
|  | Timer |  | - Operation halted <br> (The count value is reset to " 0 ") | - Operable |

Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.
2. When standby mode is released, the status flag ( $F$ ) is set (to 1 ).
3. If, at the point the standby mode has been set, its release condition is met, then the system does not enter the standby mode. However, the status flag (F) is set (1).

### 6.2 Standby Mode Setting and Release

The standby mode is set with the HALT \#b3b2b1b $b_{0} B$ instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag ( $F$ ) is required to have been cleared (to 0).

The standby mode is released by the release condition specified with the reset (POC) or the operand of HALT instruction. If the standby mode is released, the status flag $(F)$ is set (to 1).

Even when the HALT instruction is executed in the state that the status flag (F) has been set (to 1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (to 0 ). If the release condition is met, the status flag remains set (to 1 ).

Even in the case when the release condition has been already met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag ( $F$ ) is set (to 1).

Caution Depending on the status of the status flag (F), the HALT instruction may not be executed. Be careful about this. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (to 1) and thus sometimes performs an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after setting the timer to clear (to 0 ) the status flag.

Example STTS \#03H ;To check the Kı pin status.

| MOV | T, \#0xxH | ;To set the timer |
| :--- | :--- | :--- |
| STTS | \#05H | ;To clear the status flag |
|  | $\vdots$ | (During this time, be sure not to execute an instruction that may set the status flag.) |
| HALT | \#05H $\quad$;To set HALT mode |  |

Table 6-2. Addresses Executed After Standby Mode Release

| Release Condition | Address Executed After Release |
| :--- | :--- |
| Reset | Address 0 |
| Release condition shown in Table 5-3 | The address following the HALT instruction |

Table 6-3. Standby Mode Setup (HALT \#b3b2b1bob) and Release Conditions

| Operand Value of HALT Instruction |  |  |  | Setting Mode | Precondition for Setup | Release Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo |  |  |  |
| 0 | 0 | 0 | 0 | STOP | All K//o pins are high-level output. | High level is input to at least one of KI pins. |
|  | 0 | 1 | 1 | STOP | All K/vo pins are high-level output. | High level is input to at least one of Kı pins. |
|  | 1 | 1 | 0 | STOPNote 1 | The K//oo pin is high-level output. | High level is input to at least one of Kı pins. |
| 1 | Any of the combinations of b2b1bo above |  |  | STOP | - [The following condition is | ded in addition to the above.] $\qquad$ <br> High level is input to at least one of $\mathrm{S}_{0}, \mathrm{~S}_{1}$ and $\mathrm{S}_{2}$ pins ${ }^{\text {Note }}{ }^{2}$. |
| 0/1 | 1 | 0 | 1 | HALT | - | When the timer's down counter is 0 |

Notes 1. When setting HALT \#×110B, configure a key matrix by using the KI/oo pin and the Kı pin so that the standby mode can be released.
2. At least one of the $S_{0}, S_{1}$ and $S_{2}$ pins (the pin used for releasing the standby mode) must be specified as follows:
So, S1 pins: Input mode (specified by bits 0 and 2 of the P 4 register)
S2 pin: Use of STOP mode release enabled (specified by bit 3 of the P4 register)

Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system is placed in STOP mode only after all the 10 bits of the timer's down counter and the timer output permit flag are cleared to 0 .
3. Write the NOP instruction as the first instruction after STOP mode is released.

### 6.3 Standby Mode Release Timing

(1) STOP mode release timing

Figure 6-1. STOP Mode Release by Release Condition


Caution When a release condition is met in the STOP mode, the device is released from the STOP mode, and goes into a wait state. At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.
(2) HALT mode release timing

Figure 6-2. HALT Mode Release by Release Condition


## 7. RESET

A system reset is effected by the following causes:

- When the POC circuit has detected low power-supply voltage
- When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
- When the accumulator is OH when the RLZ instruction is executed
- When stack pointer overflows or underflows

Table 7-1. Hardware Statuses After Reset

| Hardware |  |  | - Reset by On-Chip POC Circuit During Operation <br> - Reset by Other Factors ${ }^{\text {Note }} 1$ | - Reset by the On-Chip POC Circuit During Standby Mode |
| :---: | :---: | :---: | :---: | :---: |
| PC (11 bits) |  |  | 000H |  |
| SP (1 bit) |  |  | OB |  |
| Data memory | $\mathrm{R} 0=\mathrm{DP}$ |  | 000H |  |
|  | R1 to RF |  | Undefined |  |
| Accumulator (A) |  |  | Undefined |  |
| Status flag (F) |  |  | OB |  |
| Carry flag (CY) |  |  | OB |  |
| Timer (10 bits) |  |  | 000H |  |
| Port register |  | PO | FFH |  |
|  |  | P1 | $\times \times \times \times 11 \times 1 B^{\text {Note } 2}$ |  |
| Control register |  | P3 | $0000 \times 000 B^{\text {Note } 3}$ |  |
|  |  | P4 | 26 H |  |

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when $A=0$ )
- Reset by stack pointer's overflow or underflow

2. $\times$ : Refers to the value by the $K_{1}$ or $S_{2}$ pin status.

In order to prevent malfunction, be sure to input a low level to one or more of pins Kıo to Kı3 when POC is released by supply voltage rising (Can be left open. When open, leave the pull-down resistor connected).
3. $x$ : Refers to the value based on a decrease of power supply voltage ( 0 when $V_{D D} \leq V_{I D}$ ).

Remark VID: RAM retention detection voltage

## 8. POC CIRCUIT

The POC circuit monitors the power supply voltage and applies an internal reset to the microcontroller when the battery is replaced.

Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms . Therefore, if the power supply voltage has become low for a period of less than 1 ms , the POC circuit may malfunction because it does not generate an internal reset signal.
2. Clock oscillation is stopped by the resonator due to low power supply voltage before the POC circuit generates the internal reset signal. In this case, malfunction may result when the power supply voltage is recovered after the oscillation is stopped. This type of phenomenon takes place because the POC circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. If, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. In most cases, normal operation will be resumed
3. In order to prevent malfunction, be sure to input a low level to one or more of pins Kıo to $K_{13}$ when POC is released due to supply voltage rising (Can be left open. When open, leave the pull-down resistor connected).

### 8.1 Functions of POC Circuit

The POC circuit has the following functions:

- Generates an internal reset signal when $V_{D D} \leq V_{p o c}$.
- Cancels an internal reset signal when Vdd > Vpoc.

Here, VDD: power supply voltage, VPoc: POC detection voltage.


Notes 1. Actually, oscillation stabilization wait time must elapse before the circuit is switched to operation mode. The oscillation stabilization wait time is about 534/fx to $918 / \mathrm{fx}$ (when about 134 to $230 \mu \mathrm{~s}$; @ fx $=4 \mathrm{MHz}$ ).
2. For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the Vpoc for the period of 1 ms or more. Therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect.
3. The POC detection voltage ( $\mathrm{VPOC}_{\mathrm{P}}$ ) varies between approximately 1.7 to 1.9 V ; thus, the reset may be canceled at a power supply voltage smaller than the guaranteed range ( $\mathrm{VDD}=1.9$ to 3.6 V ). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage becomes lower than the POC detection voltage. Therefore, there is no malfunction occurring due to a shortage of power supply voltage. However, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to Cautions 3 in 8 POC CIRCUIT).

### 8.2 Oscillation Check at Low Supply Voltage

A reliable reset operation can be expected of the POC circuit if it satisfies the condition that the clock can oscillate even at low power supply voltage (the oscillation start voltage of the resonator being even lower than the POC detection voltage). Whether this condition is met or not can be checked by measuring the oscillation status in a product that actually includes a POC circuit, as follows.
$<1>$ Connect a storage oscilloscope to the Xout pin so that the oscillation status can be measured.
$<2>$ Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage $V_{D D}$ from 0 V (making sure to avoid $\mathrm{V}_{\mathrm{DD}}>3.6 \mathrm{~V}$ ).

At first (during VDd < approx. 1.7 V ), the Xout pin is 0 V regardless of the Vdd. However, at the point that Vdd reaches the POC detection voltage (VPOC $=1.8 \mathrm{~V}$ (TYP.)), the voltage of the Xout pin jumps to about 0.5Vdd. Maintain this power supply voltage for a while to measure the waveform of the Xout pin. If by any chance the oscillation start voltage of the resonator is lower than the POC detection voltage, the growing oscillation of the Xоut pin can be confirmed within several ms after the Vdd has reached the Vpoc.

## 9. SYSTEM CLOCK OSCILLATOR ( $\mu$ PD6P8, 6P8A)

The system clock oscillator consists of oscillators for ceramic resonators ( $f x=3.5$ to 4.5 MHz ).

Figure 9-1. System Clock


The system clock oscillator stops oscillating when a reset is applied or in STOP mode.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as GND. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


## 10. INSTRUCTION SET

### 10.1 Machine Language Output by Assembler

The bit length of the machine language of this product is 10 bits per word. However, the machine language that is output by the assembler is extended to 16 bits per word. As shown in the example below, the extension is made by inserting 3 -bit extended bits (111) in two locations.

Figure 10-1. Example of Assembler Output (10 Bits Extended to 16 Bits)
$<1>$ In the case of "ANL A, @ROH"

<2> In the case of "OUT P0, \#data8"


### 10.2 Circuit Symbol Description

A: Accumulator
ASR: Address stack register
addr: Program memory address
CY: Carry flag
data4: 4-bit immediate data
data8: 8 -bit immediate data
data10: 10-bit immediate data
F: $\quad$ Status flag
M0: Modulo register for setting the low-level period
M00: Modulo register for setting the low-level period (lower 4 bits)
M01: Modulo register for setting the low-level period (higher 4 bits)
M1: Modulo register for setting the high-level period
M10: Modulo register for setting the high-level period (lower 4 bits)
M11: Modulo register for setting the high-level period (higher 4 bits)
PC: Program Counter
Pn: $\quad$ Port register pair $(\mathrm{n}=0,1,3,4)$
POn: Port register (lower 4 bits)
P1n: Port register (higher 4 bits)
ROMn: Bit $n$ of the program memory's ( $\mathrm{n}=0$ to 9 )
Rn: Register pair
R0n: Data memory (General-purpose register; $n=0$ to $F$ )
R1n: Data memory (General-purpose register; $\mathrm{n}=0$ to F )
SP: Stack Pointer
T: Timer register
T0: $\quad$ Timer register (lower 4 bits)
T1: $\quad$ Timer register (higher 4 bits)
$(x): \quad$ Content addressed with $\times$

### 10.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

## Accumulator Operation Instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction <br> Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| ANL | A, ROn | FBEn |  |  | $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{Rmn}) \mathrm{m}=0,1 \mathrm{n}=0$ to F | 1 | 1 |
|  | A, R1n | FAEn |  |  | $\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot \mathrm{Rmn}_{3}$ |  |  |
|  | A, @ROH | FAFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO}))_{7-4} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM} 7 \end{aligned}$ |  |  |
|  | A, @ROL | FBFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO}))_{3-0} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3} \end{aligned}$ |  |  |
|  | A, \#data 4 | FBF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \wedge \text { data } 4 \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \text { data } 43 \end{aligned}$ | 2 |  |
| ORL | A, ROn | FDEn |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{Rmn}) \mathrm{m}=0,1 \mathrm{n}=0 \text { to } \mathrm{F} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 |  |
|  | A, R1n | FCEn |  |  |  |  |  |
|  | A, @ROH | FCFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee((\mathrm{P} 13),(\mathrm{R} 0))_{7-4} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, @ROL | FDFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, \#data 4 | FDF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee \text { data } 4 \\ & C Y \leftarrow 0 \end{aligned}$ | 2 |  |
| XRL | A, ROn | F5En |  |  | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{Rmn}) \mathrm{m}=0,1 \mathrm{n}=0$ to F $\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot \mathrm{Rmn}_{3}$ | 1 |  |
|  | A, R1n | F4En |  |  |  |  |  |
|  | A, @ROH | F4F0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{P} 13),(\mathrm{RO}))_{7-4} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM} 7 \end{aligned}$ |  |  |
|  | A, @ROL | F5F0 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{P} 13),(\mathrm{RO}))_{3-0} \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3} \end{aligned}$ |  |  |
|  | A, \#data 4 | F5F1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall \text { data } 4 \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \text { data } 43 \end{aligned}$ | 2 |  |
| INC | A | F4F3 |  |  | $\begin{aligned} & (A) \leftarrow(A)+1 \\ & \text { if }(A)=0 \quad C Y \leftarrow 1 \\ & \text { else } C Y \leftarrow 1 \end{aligned}$ | 1 |  |
| RL | A | FCF3 |  |  | $\begin{aligned} & \left(A_{n+1}\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right) \\ & C Y \leftarrow A_{3} \end{aligned}$ |  |  |
| RLZ | A | FEF3 |  |  | $\begin{aligned} & \text { if } A=0 \text { reset } \\ & \text { else }\left(A_{n+1}\right) \leftarrow\left(A_{n}\right),\left(A_{0}\right) \leftarrow\left(A_{3}\right) \\ & C Y \leftarrow A_{3} \end{aligned}$ |  |  |

I/O Instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| IN | A, POn | FFF8 + n | - | - | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Pmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4 \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 | 1 |
|  | A, P1n | FEF8 + n | - | - |  |  |  |
| OUT | POn, A | $E 5 \mathrm{~F} 8+\mathrm{n}$ | - | - | $(\mathrm{Pmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4$ |  |  |
|  | P1n, A | $\mathrm{E} 4 \mathrm{~F} 8+\mathrm{n}$ | - | - |  |  |  |
| ANL | A, POn | FBF8 + n | - | - | $\begin{aligned} & (A) \leftarrow(A) \wedge(P m n) \quad m=0,1 \quad n=0,1,3,4 \\ & C Y \leftarrow A_{3} \cdot P_{m n} \end{aligned}$ |  |  |
|  | A, P1n | FAF8 + n | - | - |  |  |  |
| ORL | A, POn | FDF8 + n | - | - | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{Pmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4 \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, P1n | FCF8 + n | - | - |  |  |  |
| XRL | A, POn | F5F8 + n | - | - | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{Pmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4 \\ & \mathrm{CY} \leftarrow \mathrm{~A}_{3} \cdot \mathrm{Pmn}_{3} \end{aligned}$ |  |  |
|  | A, P1n | F4F8 + n | - | - |  |  |  |


| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction <br> Length | Instruction <br> Cycle |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  | 1 |  |
| OUT | Pn, \#data8 | E6F8 +n | data8 |  | $(\mathrm{Pn}) \leftarrow$ data8 | $\mathrm{n}=0,1,3,4$ | 2 |

Remark Pn: P1n to POn are dealt with in pairs.

## Data Transfer Instruction

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| MOV | A, ROn | FFEn |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \mathrm{n}=0 \text { to } \mathrm{F} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | 1 | 1 |
|  | A, R1n | FEEn |  |  |  |  |  |
|  | A, @ROH | FEFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{7-4} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, @ROL | FFFO |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{3-0} \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ |  |  |
|  | A, \#data 4 | FFF1 | data4 |  | $\begin{aligned} & (\mathrm{A}) \leftarrow \text { data } 4 \\ & C Y \leftarrow 0 \end{aligned}$ | 2 |  |
|  | ROn, A | E5En |  |  | $(\mathrm{Rmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \mathrm{n}=0$ to F | 1 |  |
|  | R1n, A | E4En |  |  |  |  |  |



Remark Rn: R1n to R0n are handled in pairs.

Branch Instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction <br> Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| JMP | addr (Page 0) | E8F1 | addr |  | $\mathrm{PC} \leftarrow$ addr | 2 | 1 |
|  | addr (Page 1) | E9F1 | addr |  |  |  |  |
|  | addr (Page 2) | E8F4 | addr |  |  |  |  |
|  | addr (Page 3) | E9F4 | addr |  |  |  |  |
| JC | addr (Page 0) | ECF1 | addr |  | $\begin{aligned} & \text { if } \mathrm{CY}=1 \quad \mathrm{PC} \leftarrow \text { addr } \\ & \text { else } \mathrm{PC} \leftarrow \mathrm{PC}+2 \end{aligned}$ |  |  |
|  | addr (Page 1) | EAF1 | addr |  |  |  |  |
|  | addr (Page 2) | ECF4 | addr |  |  |  |  |
|  | addr (Page 3) | EAF4 | addr |  |  |  |  |
| JNC | addr (Page 0) | EDF1 | addr |  | if $C Y=0 \quad P C \leftarrow$ addr else $P C \leftarrow P C+2$ |  |  |
|  | addr (Page 1) | EBF1 | addr |  |  |  |  |
|  | addr (Page 2) | EDF4 | addr |  |  |  |  |
|  | addr (Page 3) | EBF4 | addr |  |  |  |  |
| JF | addr (Page 0) | EEF1 | addr |  | if $F=1 \quad P C \leftarrow$ addr else $P C \leftarrow P C+2$ |  |  |
|  | addr (Page 1) | F0F1 | addr |  |  |  |  |
|  | addr (Page 2) | EEF4 | addr |  |  |  |  |
|  | addr (Page 3) | F0F4 | addr |  |  |  |  |
| JNF | addr (Page 0) | EFF1 | addr |  | if $F=0 \quad P C \leftarrow$ addr else $\mathrm{PC} \leftarrow \mathrm{PC}+2$ |  |  |
|  | addr (Page 1) | F1F1 | addr |  |  |  |  |
|  | addr (Page 2) | EFF4 | addr |  |  |  |  |
|  | addr (Page 3) | F1F4 | addr |  |  |  |  |

Caution 0 and 4, which refer to PAGEO and 4, are not written when describing mnemonics.

## Subroutine Instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| CALL | addr (Page 0) | E6F2 | E8F1 | addr | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow$ addr | 3 | 2 |
|  | addr (Page 1) | E6F2 | E9F1 | addr |  |  |  |
|  | addr (Page 2) | E6F2 | E8F4 | addr |  |  |  |
|  | addr (Page 3) | E6F2 | E9F4 | addr |  |  |  |
| RET |  | E8F2 |  |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ | 1 | 1 |

Caution 0 and 4, which refer to PAGEO and 4, are not written when describing mnemonics.

## Timer Operation Instructions

| Mnemonic | Operand | Instruction Code |  |  | Operation |  | Instruction <br> Length | Instruction <br> Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |  |
| MOV | A, TO | FFFF |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(T n) \\ & C Y \leftarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ | 1 | 1 |
|  | A, T1 | FEFF |  |  |  |  |  |  |
|  | A, M00 | FFF6 |  |  | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{MOn}) \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ |  |  |
|  | A, M01 | FEF6 |  |  |  |  |  |  |
|  | A, M10 | FFF7 |  |  | $\begin{aligned} & (\mathrm{A}) \rightarrow(\mathrm{M} 1 \mathrm{n}) \\ & \mathrm{CY} \rightarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ |  |  |
|  | A, M11 | FEF7 |  |  |  |  |  |  |
|  | T0, A | E5FF |  |  | $(\mathrm{Tn}) \leftarrow(\mathrm{A})$ <br> (T) $n \leftarrow 0$ | $\mathrm{n}=0,1$ |  |  |
|  | T1, A | F4FF |  |  |  |  |  |  |
|  | M00, A | E5F6 |  |  | $\begin{aligned} & (\mathrm{MOn}) \leftarrow(\mathrm{A}) \\ & C Y \leftarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ |  |  |
|  | M01, A | E4F6 |  |  |  |  |  |  |
|  | M10, A | E5F7 |  |  | $\begin{aligned} & (\mathrm{M} 1 \mathrm{n}) \leftarrow(\mathrm{A}) \\ & \mathrm{CY} \leftarrow 0 \end{aligned}$ | $\mathrm{n}=0,1$ |  |  |
|  | M11, A | E4F7 |  |  |  |  |  |  |


| Mnemonic | Operand | Instruction Code |  |  | Operation | Instruction Length | Instruction Cycle |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1st Word | 2nd Word | 3rd Word |  |  |  |
| MOV | T, \#data10 | E6FF | data10 |  | $(\mathrm{T}) \leftarrow$ data10 | 2 | 1 |
|  | M0, \#data10 | E6F6 | data10 |  | $(\mathrm{MO}) \leftarrow$ data10 |  |  |
|  | M1, \#data10 | E6F7 | data10 |  | $(\mathrm{M} 1) \leftarrow$ data10 |  |  |
|  | T, @R0 | F4FF |  |  | $(\mathrm{T}) \leftarrow((\mathrm{P} 13),(\mathrm{RO}))$ | 1 |  |
|  | M0, @R0 | E7F6 |  |  | $(\mathrm{MO}) \leftarrow((\mathrm{P} 13),(\mathrm{RO}))$ |  |  |
|  | M1, @R0 | E7F7 |  |  | $(\mathrm{M} 1) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))$ |  |  |

## Others

| Mnemonic | Operand | Instruction Code |  |  | Operation |  | $\begin{array}{l}\text { Instruction } \\ \text { Length }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |
| Cycle |  |  |  |  |  |  |$]$

### 10.4 Accumulator Manipulation Instructions

## ANL A, ROn

## ANL A, R1n

<1> Instruction code: | 1 | 1 | 0 | 1 | $R_{4}$ | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathrm{R}_{3} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \wedge(R m n) \quad m=0,1 \quad n=0$ to $F$ $C Y \leftarrow A_{3} \cdot R_{m} n_{3}$
The accumulator contents and the register Rmn contents are ANDed and the results are entered in the accumulator.

ANL A, @ROH
ANL A, @ROL

<1> Instruction code: | 1 | 1 | 0 | 1 | $0 / 1$ | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0

$<2>$ Cycle count: 1
$<3>$ Function: $\quad(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO})) 7-4$ (in the case of ANL A, @ROH)
$C Y \leftarrow A_{3} \cdot R_{1} M_{7}$
$(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{P} 13),(\mathrm{RO}))_{3-0}$ (in the case of ANL A, @ROL)
$C Y \leftarrow \mathrm{~A}_{3} \cdot \mathrm{ROM}_{3}$
The accumulator contents and the program memory contents specified by the control register P13 and register pair R10 to Roo are ANDed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$ and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$ and $b_{0}$ take effect.

- Program memory (ROM) organization


Valid bits at the time of accumulator manipulation

## ANL A, \#data4

<1> Instruction code: | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$|$

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \wedge$ data4
$\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot$ data $_{3}$
The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

ORL A, ROn
ORL A, R1n

<2> Cycle count:

```
1
```

<3> Function: $\quad(A) \leftarrow(A) \vee(R m n) \quad m=0,1 \quad n=0$ to $F$
$C Y \leftarrow 0$
The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

ORL A, @ROH
ORL A, @ROL

<1> Instruction code: | 1 | 1 | 1 | 0 | $0 / 1$ | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count:
1
<3> Function: $\quad(A) \leftarrow(A) \vee(P 13),(R 0)) 7-4$ (in the case of ORL A, @R0H)
$(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{P} 13),(\mathrm{RO}))_{3-0}($ in the case of ORL A, @ROL)
$C Y \leftarrow 0$
The accumulator contents and the program memory contents specified by the control register P13 and register pair $R_{10}-R_{00}$ are ORed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$ and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$ and $b_{0}$ take effect.

## ORL A, \#data4


<2> Cycle count:
$<3>$ Function:

$$
\begin{aligned}
& (\mathrm{A}) \leftarrow(\mathrm{A}) \vee \text { data } 4 \\
& \mathrm{CY} \leftarrow 0
\end{aligned}
$$

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

## XRL A, ROn

## XRL A, R1n


<2> Cycle count: 1
<3> Function: $\quad(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{Rmn}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0$ to F
$C Y \leftarrow A_{3} \cdot R m n_{3}$
The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

XRL A, @ROH

## XRL A, @ROL

<1> Instruction code: | 1 | 0 | 1 | 0 | $0 / 1$ | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function:
$(A) \leftarrow(A) \forall(P 13),(R 0)) 7-4$ (in the case of XRL A, @R0H)
$C Y \leftarrow A_{3} \cdot R_{1} M_{7}$
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{P} 13),(\mathrm{RO}))_{3-0}$ (in the case of XRL A, @ROL)
$\mathrm{CY} \leftarrow \mathrm{A}_{3} \cdot \mathrm{ROM}_{3}$
The accumulator contents and the program memory contents specified by the control register P13 and register pair $\mathrm{R}_{10}-\mathrm{R}_{00}$ are exclusive-ORed and the results are entered in the accumulator.
If $H$ is specified, $b_{7}, b_{6}, b_{5}$, and $b_{4}$ take effect. If $L$ is specified, $b_{3}, b_{2}, b_{1}$, and $b_{0}$ take effect.

## XRL A, \#data4

<1> Instruction code: | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |  | $d_{3}$ | $d_{2}$ | $d_{1}$ | $d_{0}$ |

<2> Cycle count:
1
<3> Function:
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall$ data 4
$C Y \leftarrow A_{3} \cdot$ data $_{3}$
The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

## INC A

<1> Instruction code: | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function:
$(A) \leftarrow(A)+1$
if $\quad A=0 \quad C Y \leftarrow 1$
else $\quad \mathrm{CY} \leftarrow 0$
The accumulator contents are incremented (+1).

RL A

<1> Instruction code: | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad\left(A_{n}+1\right) \leftarrow(A n),\left(A_{0}\right) \leftarrow\left(A_{3}\right)$
$C Y \leftarrow A_{3}$
The accumulator contents are rotated anticlockwise bit by bit.

## RLZ A

<1> Instruction code: | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: if $A=0$ reset
else $\left(A_{n}+1\right) \leftarrow(A n),\left(A_{0}\right) \leftarrow\left(A_{3}\right)$
$C Y \leftarrow A_{3}$
The accumulator contents are rotated anticlockwise bit by bit.
If $\mathbf{A}=\mathbf{O H}$ at the time of command execution, an internal reset takes effect.

### 10.5 I/O Instructions

IN A, POn
IN A, P1n

<1> Instruction code: | 1 | 1 | 1 | 1 | $\mathrm{P}_{4}$ | 1 | 1 | $\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow 0$
The port Pmn data is loaded (read) onto the accumulator.

## OUT POn, A

OUT P1n, A

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{Pmn}) \leftarrow(\mathrm{A}) \quad \mathrm{m}=0,1 \quad \mathrm{n}=0,1,3,4$
The accumulator contents are transferred to port Pmn to be latched.

## ANL A, POn

ANL A, P1n

<2> Cycle count: 1
<3>Function: $\quad(A) \leftarrow(A) \wedge(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow A_{3} \cdot P m n$
The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

ORL A, POn
ORL A, P1n

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(A) \vee(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow 0$
The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

## XRL A, POn

XRL A, P1n

<1> Instruction code: | 1 | 0 | 1 | 0 | $P_{4}$ | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(A) \leftarrow(A) \forall(P m n) \quad m=0,1 \quad n=0,1,3,4$
$C Y \leftarrow A_{3} \cdot P m n$
The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

## OUT Pn, \#data8

<1> Instruction code: | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{Pn}) \leftarrow$ data8 $\mathrm{n}=0,1,3,4$
The immediate data is transferred to port Pn. In this case, port Pn refers to P1n to Pon operating in pairs.

### 10.6 Data Transfer Instructions

```
MOV A, ROn
MOV A, R1n
```



```
    <2> Cycle count: 1
    <3> Function: }\quad(A)\leftarrow(Rmn) m=0,1 n=0 to 
        CY}\leftarrow
```

The register Rmn contents are transferred to the accumulator.

## MOV A, @ROH

<1> Instruction code: | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | $0 \quad 0$

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{RO})) 7-4$
$C Y \leftarrow 0$
The higher 4 bits ( $\mathrm{b}_{7} \mathrm{~b}_{6} \mathrm{~b}_{5} \mathrm{~b}_{4}$ ) of the program memory specified by control register P 13 and register pair $\mathrm{R}_{10}$-Roo are transferred to the accumulator. bs is ignored.

## MOV A, @ROL

<1> Instruction code: | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$<2>$ Cycle count: 1
<3> Function: $\quad(\mathrm{A}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))_{3-0}$
$C Y \leftarrow 0$
The lower 4 bits ( $b_{3} b_{2} b_{1} b_{0}$ ) of the program memory specified by control register P13 and register pair $R_{10}$ to Roo are transferred to the accumulator. bs is ignored.

- Program memory (ROM) contents


MOV A, \#data4

<1> Instruction code: | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 | 0 | 0 | 0 | 0 | 0 | $d_{3}$ | $d_{2}$ | $d_{1}$ |

: $000000000 \mid d_{3} d_{2} d_{1} d_{0}$
<2> Cycle count: 1
<3> Function: $\quad(A) \leftarrow$ data4
$C Y \leftarrow 0$
The immediate data is transferred to the accumulator.

MOV ROn, A
MOV R1n, A

<2> Cycle count: 1
$<3>$ Function: $\quad(R m n) \leftarrow(A) \quad m=0,1 \quad n=0$ to $F$
The accumulator contents are transferred to register Rmn.

## MOV Rn, \#data8

<1> Instruction code: | 0 | 0 | 1 | 1 | 0 | 0 | $R_{3} R_{2} R_{1} R_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |


<2> Cycle count: 1
$<3>$ Function: $\quad($ R1n-R0n $) \leftarrow$ data8 $n=0$ to $F$
The immediate data is transferred to the register. Using this instruction, registers operate as register
pairs.
The pair combinations are as follows:
$R_{0}$ : $R_{10}$ - $R_{00}$
$R_{1}: R_{11}-R_{01}$
:
Re: R1e-Roe
$R_{F}: \underbrace{R_{1 F}-R_{0 F}}$ Lower column

MOV Rn, @RO

<1> Instruction code: | 0 | 0 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathrm{R}_{3} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$

<2> Cycle count: 1
$<3>$ Function: $\quad($ R1n-R0n $) \leftarrow((P 13), R 0)) \quad n=1$ to $F$
The program memory contents specified by control register P13 and register pair R10 to Roo are transferred to register pair R1n to R0n. The program memory consists of 10 bits and has the following state after the transfer to the register.

Program memory


The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

### 10.7 Branch Instructions

The program memory consists of pages in steps of $1 \mathrm{~K}(000 \mathrm{H}$ to $3 F F H)$. However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.
$\mu$ PD6P8, 6P8A, 6P8B (ROM: 2K steps): Pages 0, 1

## JMP addr


<2> Cycle count: 1
$<3>$ Function: $\quad \mathrm{PC} \leftarrow$ addr
The 10 bits (PC9-0) of the program counter are replaced directly by the specified address addr (a9 to ao).

## JC addr

> <2> Cycle count: 1
> <3>Function: if $\mathrm{CY}=1 \quad \mathrm{PC} \leftarrow$ addr
> else $P C \leftarrow P C+2$
> If the carry flag CY is set (to 1), a jump is made to the address specified by addr (a9 to ao).

## JNC addr



If the carry flag CY is cleared (to 0), a jump is made to the address specified by addr (a9 to a0).

## JF addr





```
<2> Cycle count: 1
<3>Function: if \(\mathrm{F}=1 \quad \mathrm{PC} \leftarrow\) addr
    else \(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
```

If the status flag $F$ is set (to 1 ), a jump is made to the address specified by addr (a9 to ao).

## JNF addr




```
<2> Cycle count:
\(<3>\) Function: if \(\mathrm{F}=0 \quad \mathrm{PC} \leftarrow\) addr
else \(\mathrm{PC} \leftarrow \mathrm{PC}+2\)
If the status flag \(F\) is cleared (to 0 ), a jump is made to the address specified by addr (a9 to ao).
```


### 10.8 Subroutine Instructions

The program memory consists of pages in steps of $1 \mathrm{~K}(000 \mathrm{H}$ to $3 F F H)$. However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.
$\mu$ PD6P8, 6P8A, 6P8B (ROM: 2K steps): Pages 0, 1

## CALL addr

<1> Instruction code: | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |




<2> Cycle count: 2
<3> Function: $\quad S P \leftarrow S P+1$
ASR $\leftarrow \mathrm{PC}$
$\mathrm{PC} \leftarrow$ addr
Increments (+1) the stack pointer value and saves the program counter value in the address stack register. Then, enters the address specified by the operand addr (a9 to ao) into the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.

RET

| <1> Instruction code: | 0 | 1 | 0 | 00 | 1 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| <2> Cycle count: | 1 |  |  |  |  |  |  |  |
| <3> Function: | $\mathrm{PC} \leftarrow \mathrm{ASR}$ |  |  |  |  |  |  |  |
|  | $\mathrm{SP} \leftarrow \mathrm{SP}-1$ |  |  |  |  |  |  |  |

Restores the value saved in the address stack register to the program counter. Then, decrements $(-1)$ the stack pointer.
If a borrow is generated when the stack pointer value is decremented ( -1 ), an internal reset takes effect.

### 10.9 Timer Operation Instructions

MOV A, TO
MOV A, T1

<1> Instruction code: | 1 | 1 | 1 | 1 | $0 / 1$ | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(A) \leftarrow(T n) \quad n=0,1$ $C Y \leftarrow 0$
The timer register Tn contents are transferred to the accumulator. T1 corresponds to ( $\mathrm{t}_{9}, \mathrm{t}_{8}, \mathrm{t}_{7}, \mathrm{t}_{6}$ ); T0 corresponds to ( $\mathrm{t} 5, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ).


MOV A, M00
MOV A, M01

<1> Instruction code: | 1 | 1 | 1 | 1 | $0 / 1$ | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(M 0 n) \quad n=0,1$
$C Y \leftarrow 0$
The modulo register M0n contents are transferred to the accumulator. M01 corresponds to ( $\mathrm{t} 9, \mathrm{t} 8, \mathrm{t}$, $\mathrm{t}_{6}$ ); M00 corresponds to ( $\mathrm{t}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ).


MOV A, M10
MOV A, M11

<2> Cycle count: 1
$<3>$ Function: $\quad(A) \leftarrow(M 1 n) \quad n=0,1$
$C Y \leftarrow 0$
The modulo register M1n contents are transferred to the accumulator. M11 corresponds to ( $\mathrm{t} 9, \mathrm{t} 8$, t 7 , t6); M10 corresponds to ( $\mathrm{t} 5, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ).


MOV TO, A
MOV T1, A

<1> Instruction code: | 0 | 0 | 1 | 0 | $0 / 1$ | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(T n) \leftarrow(A) \quad n=0,1$
The accumulator contents are transferred to the timer register Tn. T1 corresponds to ( $\mathrm{t}_{9}, \mathrm{t}_{8}, \mathrm{t}_{7}, \mathrm{t}_{6}$ ); T0 corresponds to ( $\mathrm{t}_{5}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ). After executing this instruction, if data is transferred to $\mathrm{T} 1, \mathrm{t}_{1}$ becomes 0 ; if data is transferred to TO , to becomes 0 .

MOV MOO, A
MOV M01, A

<1> Instruction code: | 0 | 0 | 1 | 0 | $0 / 1$ | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{MOn}) \leftarrow(\mathrm{A}) \quad \mathrm{n}=0,1$
$C Y \leftarrow 0$
The accumulator contents are transferred to the modulo register M0n. M01 corresponds to (t9, t8, t7, $\mathrm{t}_{6}$ ); M00 corresponds to ( $\mathrm{t}_{5}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ). After executing this instruction, if data is transferred to M01, $\mathrm{t}_{1}$ becomes 0 ; if data is transferred to M00, to becomes 0 .

MOV M10, A
MOV M11, A

<1> Instruction code: | 0 | 0 | 1 | 0 | $0 / 1$ | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{M} 1 \mathrm{n}) \leftarrow(\mathrm{A}) \quad \mathrm{n}=0,1$
$C Y \leftarrow 0$
The accumulator contents are transferred to the modulo register M1n. M11 corresponds to (t9, t8, t 7 , $\mathrm{t}_{6}$ ); M10 corresponds to ( $\mathrm{t}_{5}, \mathrm{t}_{4}, \mathrm{t}_{3}, \mathrm{t}_{2}$ ). After executing this instruction, if data is transferred to M11, $\mathrm{t}_{1}$ becomes 0 ; if data is transferred to M10, to becomes 0 .

## MOV T, \#data10


<2> Cycle count: 1
$<3>$ Function: $\quad(T) \leftarrow$ data10
The immediate data is transferred to the timer register T (to to to).

Remark The timer time is set as follows.
$($ Set value +1$) \times 64 / f x-4 / f x$

## MOV MO, \#data10


<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{MO}) \leftarrow$ data10
The immediate data is transferred to the modulo register M0 (tg to to).

## MOV M1, \#data10

$<1>$ Instruction code: | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{M} 1) \leftarrow$ data10
The immediate data is transferred to the modulo register M1 (tg to to).

MOV T, @RO

<1> Instruction code: | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(\mathrm{T}) \leftarrow((\mathrm{P} 13),(\mathrm{RO}))$
Transfers the program memory contents to the timer register T (t9 to to) specified by the control register P13 and the register pair R10 to Roo.
The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.


The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

MOV MO, @RO

<1> Instruction code: | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3> Function: $\quad(\mathrm{MO}) \leftarrow((\mathrm{P} 13),(\mathrm{R} 0))$
Transfers the program memory contents to the modulo register M0 (to to to) specified by the control register P13 and the register pair R10 to Roo.
The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.


The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

MOV M1, @R0

<1> Instruction code: | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
$<3>$ Function: $\quad(\mathrm{M} 1) \leftarrow((\mathrm{P} 13),(\mathrm{RO}))$
Transfers the program memory contents to the modulo register M1 (to to to) specified by the control register P13 and the register pair $\mathrm{R}_{10}$ to $\mathrm{R}_{00}$.
The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.


The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

## Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

### 10.10 Others

## HALT \#data4

<1> Instruction code: | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |  |  |


<2> Cycle count: 1
$<3>$ Function: Standby mode
Places the CPU in standby mode.
The condition for having the standby mode (HALT/STOP mode) canceled is specified by the immediate data.

## STTS ROn

<1> Instruction code: | 0 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathrm{R}_{3} \mathrm{R}_{2} \mathrm{R}_{1} \mathrm{R}_{0}$

<2> Cycle count:
1
<3> Function: if statuses match $\mathrm{F} \leftarrow 1$
else $F \leftarrow 0 \quad n=0$ to $F$
Compares the $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~K}_{1 / 0}, \mathrm{KI}_{1}$, and TIMER statuses with the register Ron contents. If at least one of the statuses matches the bits that have been set, the status flag F is set (to 1).
If none of them match, the status flag F is cleared (to 0 ).

## STTS \#data4


<2> Cycle count: 1
<3>Function: if statuses match $\mathrm{F} \leftarrow 1$
else $\mathrm{F} \leftarrow 0$
Compares the $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}, \mathrm{KI}_{1}$, K , and TIMER statuses with the immediate data contents. If at least one of the statuses matches the bits that have been set, the status flag $F$ is set (to 1).
If none of them match, the status flag $F$ is cleared (to 0 ).

SCAF (Set Carry If Acc = Fh)

<1> Instruction code: | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

<2> Cycle count: 1
<3>Function: if $A=0 F H \quad C Y \leftarrow 1$
else $C Y \leftarrow 0$
Sets the carry flag CY (to 1) if the accumulator contents are FH.
The accumulator values after executing the SCAF instruction are as follows:

| Accumulator Value |  | Carry Flag |
| :--- | :--- | :--- |
| Before Execution | After Execution |  |
| $x \times \times 0$ | 0000 | 0 (clear) |
| $\times \times 01$ | 0001 | 0 (clear) |
| $\times 011$ | 0011 | 0 (clear) |
| 0111 | 0111 | 0 (clear) |
| 1111 | 1111 | 1 (set) |

Remark $\times$ : don't care

```
NOP
    <1> Instruction code: \0 0 0 0 0 0
    <2> Cycle count: 1
    <3>Function: }\quad\textrm{PC}\leftarrow\textrm{PC}+
        No operation
```


## 11. ASSEMBLER RESERVED WORDS

### 11.1 Mask Option Directives

When creating a program in the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}, 6 \mathrm{P} 8 \mathrm{~B}$, it is necessary to use a mask option quasi-directive in the assembler's source program. To create a program for the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}$, or 6 P 8 B , a mask option pseudo instruction must be used in the assembler source program, but since the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}$, or 6P8B does not have a mask option, describe NOUSECAP.

### 11.1.1 OPTION and ENDOP quasi-directives

The quasi-directives from the OPTION quasi-directive down to the ENDOP quasi-directive are called the mask option definition block. The format of the mask option definition block is as follows:

## Format

| $\frac{\text { Symbol field }}{[\text { Label }]} \quad$ | Mnemonic field |  |  |
| :---: | :---: | :---: | :---: |
| OPTION |  |  |  |
| $:$ |  |  |  |
| $\vdots$ |  |  |  |
| ENDOP |  |  |  |

### 11.1.2 Mask option definition quasi-directives

The quasi-directives that can be used in the mask option definition block are listed in Table 10-1.
The mask option definition can only be specified as follows. Be sure to specify the following quasi-directives.

## Example

| Symbol field | Mnemonic field | Operand field | Comment field |
| :---: | :---: | :---: | :---: |
|  | OPTION |  |  |
|  | NOUSECAP |  | Capacitor for oscillation |
|  | ENDOP |  | not incorporated |

Table 11-1. Mask Option Definition Directives

| Name | Mask Option Definition Quasi-Directive | PRO File |  |
| :--- | :--- | :---: | :---: |
|  |  | Address Value | Data Value |
| CAP | NOUSECAP <br> (Capacitor for oscillation not incorporated) | 2043 H | 00 |

## 12.WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY) ( $\mu$ PD6P8)

The program memory of the $\mu$ PD6P8 is a one-time PROM of $2026 \times 10$ bits.
To write or verify this one-time PROM, the pins shown in Table 5-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Table 12-1. Pins Used to Write/Verify Program Memory

| Pin Name |  |
| :--- | :--- |
| VPP | Supplies voltage when writing/verifying program memory. <br> Apply +10.5 V to this pin. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply. <br> Supply +3 V to this pin when writing/verifying program memory. |
| CLK | Inputs clock to update address when writing/verifying program memory. <br> By inputting a pulse four times to the CLK pin, the address of the program memory is updated. |
| $\mathrm{MD}_{0}$ to $\mathrm{MD}_{3}$ | Input to select the operation mode when writing/verifying program memory. |
| $\mathrm{D}_{0}$ to $\mathrm{D}_{7}$ | Inputs/outputs 8-bit data when writing/verifying program memory. |
| $\mathrm{XIIN}_{\mathrm{IN}}$, Xout | Clock necessary for writing program memory. Connect a 4 MHz ceramic resonator to this pin. |

### 12.1 Operating Mode When Writing/Verifying Program Memory

The $\mu$ PD6P8 is set in the program memory write/verify mode when +10.5 V is applied to the VPP pin after the $\mu \mathrm{PD} 6 \mathrm{P} 8$ has been in the reset status $(\mathrm{VDD}=3 \mathrm{~V}, \mathrm{VPP}=0 \mathrm{~V})$ for a specific time. In this mode, the operating modes shown in Table 5-2 can be set by setting the MDo through MD3 pins. Connect all the pins other than those shown in Table 5-1 to GND via pull-down resistors.

Table 12-2. Setting Operating Mode

| Setting of Operating Mode |  |  |  |  |  | Operating Mode |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{MD}_{0}$ | $\mathrm{MD}_{1}$ | $\mathrm{MD}_{2}$ | $\mathrm{MD}_{3}$ |  |
| $+10.5 \mathrm{~V}$ | +3 V | H | L | H | L |  | Clear program memory address to 0 |  |  |  |  |  |  |  |
|  |  | L | H | H | H | Write mode |  |  |  |  |  |  |  |
|  |  | L | L | H | H | Verify mode |  |  |  |  |  |  |  |
|  |  | H | $\times$ | H | H | Program inhibit mode |  |  |  |  |  |  |  |

$\times$ : don't care (L or H)

### 12.2 Program Memory Writing Procedure

The program memory is written at high speed by the following procedure.
(1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
(2) Supply 3 V to the Vdd pin. Keep the Vpp pin low.
(3) Supply 3 V to the VPP pin after waiting for $10 \mu \mathrm{~s}$.
(4) Wait for 2 ms until oscillation of the ceramic resonator connected across the Xin and Xout pins stabilizes.
(5) Set the program memory address 0 clear mode by using the mode setting pins.
(6) Supply 10.5 V to Vpp.
(7) Set the program inhibit mode.

Input a pulse to the CLK pin four times.
(8) Write data to the program memory in the $100 \mu \mathrm{~s}$ write mode.
(9) Set the program inhibit mode.
(10) Set the verify mode. If the data have been written to the program memory, proceed to (11). If not, repeat steps (8) through (10).
(11) Additional writing of (number of times of writing in (8) through (10): X) $\times 100 \mu \mathrm{~s}$.
(12) Set the program inhibit mode.
(13) Input a pulse to the CLK pin four times to update the program memory address (+1).
(14) Repeat steps (8) through (13) up to the last address.
(15) Set the 0 clear mode of the program memory address.
(16) Change the voltages on the Vpp pin to 3 V .
(17) Turn off the power.

The following figure illustrates steps (2) through (13) above.


### 12.3 Program Memory Reading Procedure

(1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
(2) Supply 3 V to the Vdd pin. Keep the Vpp pin low.
(3) Supply 3 V to the Vpp pin after waiting for $10 \mu \mathrm{~s}$.
(4) Wait for 2 ms until oscillation of the ceramic resonator connected across the Xin and Xout pins stabilizes.
(5) Set the program memory address 0 clear mode by using the mode setting pins.
(6) Supply 10.5 V to Vpp.
(7) Set the program inhibit mode.

Input a pulse to the CLK pin four times.
(8) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
(9) Set the program inhibit mode.
(10) Set the program memory address 0 clear mode.
(11) Change the voltage on the VPp pin to 3 V .
(12) Turn off the power.

The following figure illustrates steps (2) through (10) above.


## 13. WRITING AND VERIFICATION OF ONE-TIME PROM (PROGRAM MEMORY) ( $\mu$ PD6P8A, 6P8B)

The program memory built into the $\mu$ PD6P8A and 6P8B is a one-time PROM of $2026 \times 10$ bits.
Writing or verification of this one-time PROM is performed using the pins listed in Table 13-1, and a 5-bit instruction and 5 -bit data via serial communication. The assembler output has an 8 -bit configuration, so mask the higher three bits and program the lower five bits.

Table 13-1. Pins Used During Program Memory Writing/Verification

| Pin No. | Symbol | Function | I/O |
| :--- | :--- | :--- | :---: |
| 2 | SO | Serial data output during program memory verification | Output |
| 3 | SCLK | Clock input during program memory writing or verification | Input |
| 4 | SI | Serial data input during program memory writing | Input |
| 6 | VDD | Power supply <br> Supply +3 V to this pin during program memory writing or verification. | - |
| 7 | Xout | Clock required during program memory writing or verification. Connect a | - |
| 8 | XIN | 4 MHz ceramic resonator to these pins. | Input |
| 9 | GND | GND | - |
| 10 | VPP | Voltage application pin during program memory writing or verification. <br> Apply +10.5 V to this pin. | - |

### 13.1 Initialization

When a high voltage ( 10.5 V ) is supplied to VPP, the programming mode is set after about 1 ms .
In the programming mode, pins not used for programming are pulled down internally, so leave them open.
$\mathrm{S} 1 / \mathrm{LED}$ is set to output mode $(\mathrm{H})$ when 3 V is supplied to V do and Vpp. When a high voltage $(10.5 \mathrm{~V})$ is supplied to VPP, the input mode is set after about 1 ms .

Serial communication is performed in 5 -bit units, starting from the MSB.

Perform initialization according to the following procedure.
(1) Supply 3 V to the Vdd pin. Set the Vpp pin to low level.
(2) Supply 3 V (same potential as $\mathrm{V}_{\mathrm{DD}}$ ) to the VPP pin after waiting for $10 \mu \mathrm{~s}$.
(3) Wait for 2 ms until oscillation stabilizes.
(4) Supply 10.5 V to the Vpp pin.
(5) Wait for 1 ms until oscillation stabilizes.
(6) Transmit the PCRESET instruction from the programmer.
(7) Transmit the SSVERIFY instruction from the programmer for silicon signature verification.


### 13.2 Serial Communication Format

| Instruction | Data |
| :--- | :--- |

All instructions consist of a 5-bit instruction and 5-bit data.
The data from the programmer is latched at the rising edge of SCLK. The $\mu$ PD6P8A and 6P8B output data is output at the falling edge of SCLK.

## Instruction format

| 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| MD4 | MD3 | MD2 | MD1 | MD0 |


| MD4 to MD0 | Instruction | Function |
| :--- | :--- | :--- |
| 05 | Reset | Clearing the program memory address to 0 |
| $0 C$ | Verify | Verify mode |
| $0 E$ | Program | Write mode |
| 11 | Increment | Incrementing of the program memory address |
| 08 | Signature verify | Silicon signature verify mode |
| 01 | Inhibit | Program inhibit mode |

13.3 Writing of Program Memory

13.4 Reading of Program Memory


## 14. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8)

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VdD |  |  | -0.3 to +5.0 | V |
|  | Vpp |  |  | -0.3 to +11.0 | V |
| Input voltage | V |  |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | Vo |  |  | -0.3 to $V_{\text {do }}+0.3$ | V |
| Output current, high | Ior ${ }^{\text {Note }}$ | REM | Peak value | -30 | mA |
|  |  |  | rms | -20 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | -7.5 | mA |
|  |  |  | rms | -5 | mA |
|  |  | Per K//00-Kı/07 ${ }^{\text {pin }}$ | Peak value | -13.5 | mA |
|  |  |  | rms | -9 | mA |
|  |  | Total for $\overline{\text { LED }}$ and K//00-K/07 pins | Peak value | -18 | mA |
|  |  |  | rms | -12 | mA |
| Output current, low | IoL ${ }^{\text {Note }}$ | REM | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
|  |  | LED | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note Calculate the rms with: $[\mathrm{rms}]=[$ Peak value $] \times \sqrt{\text { Duty }}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{fx}=3.5$ to 4.5 MHz | 1.9 | 3.0 | 3.6 | V |

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.9$ to 3.6 V )

| Item | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{1+1}$ | K/100-K107 |  |  | $0.7 \mathrm{~V}_{\text {dD }}$ |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0.65 VDD |  | VDD | V |
| Input voltage, low | VIL1 | Klı00-K107 |  |  | 0 |  | 0.3VDD | V |
|  | VIL2 | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0 |  | 0.15 VDD | V |
| Input leakage current, high | ILIH1 | $\mathrm{K}_{10}-\mathrm{K}_{13}$ <br> $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, pull-down resistor not incorporated |  |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ІІІн2 | $S_{0}, S_{1}, S_{2}$ <br> $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, pull-down resistor not incorporated |  |  |  |  | 3 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | $\mathrm{K}_{10}-\mathrm{K}_{13} \quad \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILLL2 | $\mathrm{K}_{1 / 00}-\mathrm{K}_{1 / 07} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ІІІІ3 | $S_{0}, S_{1}, S_{2} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| Output voltage, high | Voh1 | REM, $\overline{L E D}, K_{100-K 107}$ |  | $\mathrm{IOH}=-0.3 \mathrm{~mA}$ | 0.8VDD |  |  | V |
| Output voltage, low | Vol1 | REM, $\overline{\text { LED }}$ |  | $\mathrm{loL}=0.3 \mathrm{~mA}$ |  |  | 0.3 | V |
|  | Vol2 | K/100-K107 |  | $\mathrm{loL}=15 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| Output current, high | Іон1 | REM |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, $\mathrm{V}_{\text {OH }}=1.0 \mathrm{~V}$ | -5 | -9 |  | mA |
|  | Іон2 | K1/00-K107 |  | $\mathrm{V}_{\text {do }}=3.0 \mathrm{~V}$, $\mathrm{VoH}=2.2 \mathrm{~V}$ | -2.5 | -5 |  | mA |
| Output current, low | IoL1 | K/100-K/107 |  | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V}$, VoL $=0.4 \mathrm{~V}$ | 30 | 70 |  | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V} \mathrm{DD}=3.0 \mathrm{~V}, \mathrm{VoL}=2.2 \mathrm{~V}$ | 100 | 220 |  | $\mu \mathrm{A}$ |
| On-chip pull-down resistor | $\mathrm{R}_{1}$ | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 75 | 150 | 300 | $\mathrm{k} \Omega$ |
|  | R2 | K1/00-K1007 |  |  | 130 | 250 | 500 | $\mathrm{k} \Omega$ |
| Data retention power supply voltage | Vdoor | In STOP mode |  |  | 1.2 |  | 3.6 | V |
| RAM retention detection voltage | VID |  |  |  |  | 1.8 | 1.9 | V |
| Supply current | IDD1 | Operation <br> mode | $\mathrm{fx}_{\mathrm{x}}=$ | 4.0 MHz, VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 1.1 | 2.2 | mA |
|  | IDD2 | HALT mode | $\mathrm{fx}_{\mathrm{x}}=$ | 4.0 MHz, VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 1.0 | 2.0 | mA |
|  | IdD3 | STOP mode | VDD | $=3 \mathrm{~V} \pm 10 \%$ |  | 2.2 | 9.5 | $\mu \mathrm{A}$ |
|  |  |  | VDD | $=3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.2 | 3.5 | $\mu \mathrm{A}$ |

AC Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.9$ to 3.6 V$)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction execution time | tcy |  |  | 14 | 16 | 18.5 | $\mu \mathrm{s}$ |
| $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}$ high-level width | $t \mathrm{H}$ |  |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | When releasing standby mode | In HALT mode | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | In STOP mode | Note |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Note $10+284 / \mathrm{fx}+$ oscillation growth time

Remark tcy $=64 / \mathrm{fx}$ (fx: System clock oscillation frequency)

## POC Circuit ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| POC detection voltage ${ }^{\text {Note }}$ | VPoc |  |  | 1.8 | 1.9 | V |

Note Refers to the voltage with which the POC circuit releases an internal reset. If VPOC $<V_{D D}$, the internal reset is released.
From the time of $V_{P O C} \geq$ VDD until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{\text {poc }} \geq$ VDd lasts less than 1 ms , the internal reset may not take effect.

System Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.9$ to 3.6 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency <br> (ceramic resonator) | fx |  | 3.5 | 4.0 | 4.5 | MHz |

## External circuit example



Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## RECOMMENDED OSCILLATOR CONSTANT

Ceramic Resonator ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$ )

| Manufacturer | Part Number | $\begin{gathered} \text { Frequency } \\ (\mathrm{MHz}) \\ \hline \end{gathered}$ | Recommended Constant (pF) |  | Oscillation Voltage Range (VDD) |  | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| Murata Mfg. Co., Ltd. | CSTCC3M50G56-R0 | 3.50 | Unnecessary (on-chip C type) |  | 1.9 | 3.6 | - |
|  | CSTLS3M50G56-B0 |  |  |  |  |  |  |
|  | CSTCC3M64G56-R0 | 3.64 |  |  |  |  |  |
|  | CSTLS3M64G56-B0 |  |  |  |  |  |  |
|  | CSTCR4M00G55-R0 | 4.00 |  |  |  |  |  |
|  | CSTLS4M00G56-B0 |  |  |  |  |  |  |
|  | CSTCR4M19G55-R0 | 4.19 |  |  |  |  |  |
|  | CSTLS4M19G56-B0 |  |  |  |  |  |  |
|  | CSTCR4M50G55-R0 | 4.50 |  |  |  |  |  |
|  | CSTLS4M50G56-B0 |  |  |  |  |  |  |

External circuit example


Caution These oscillator constants are reference values based on evaluation by the manufacturer of the resonator under a specific environment.

If optimization of the oscillator characteristics is required for the actual application, apply to the resonator manufacturer for evaluation on the mounting circuit.
The oscillation voltage and oscillation frequency only indicate the oscillator characteristics; the oscillator must be used within the ratings of the DC and AC characteristics specified under the internal operation conditions.

Remark The incorporation of the oscillation capacitor by a mask option is under evaluation.

## PROM Programming Mode

DC programming characteristics ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=10.5 \pm 0.3 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | Other than CLK | 0.7 V dD |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | CLK | VDD - 0.5 |  | Vdo | V |
| Input voltage, low | VIL1 | Other than CLK | 0 |  | 0.3 V DD | V |
|  | VIL2 | CLK | 0 |  | 0.4 | V |
| Input leakage current | ILI | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output voltage, high | Vон | I он $=-1 \mathrm{~mA}$ | VDD - 1.0 |  |  | V |
| Output voltage, low | Vol | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| VDD supply current | Ido |  |  |  | 30 | mA |
| VPP supply current | IPp | $\mathrm{MD}_{0}=\mathrm{V}_{\mathrm{IL}}, \mathrm{MD}_{1}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 30 | mA |

Cautions 1. Keep Vpp to within +11.0 V including overshoot.
2. Apply Vdd before VPP and turns it off after VpP.

AC programming characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VDD}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=10.5 \pm 0.3 \mathrm{~V}\right.$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address setup time ${ }^{\text {Note } 1}$ (to MDo $\downarrow$ ) | tAs |  | 2 |  |  | $\mu \mathrm{s}$ |
| MD ${ }_{1}$ setup time (to MDo $\downarrow$ ) | tm1s |  | 2 |  |  | $\mu \mathrm{s}$ |
| Data setup time (to MDo $\downarrow$ ) | tos |  | 2 |  |  | $\mu \mathrm{s}$ |
| Address hold time ${ }^{\text {Note } 1}$ (from MD ${ }_{0} \uparrow$ ) | tah |  | 2 |  |  | $\mu \mathrm{s}$ |
| Data hold time (from MDo ${ }^{\text {) }}$ | toh |  | 2 |  |  | $\mu \mathrm{s}$ |
| Delay time from MDo $\uparrow$ to data output float | tof |  | 0 |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {PP }}$ setup time (to $\mathrm{MD}_{3} \uparrow$ ) | tvps |  | 2 |  |  | $\mu \mathrm{s}$ |
| Vod setup time (to MD ${ }_{3} \uparrow$ ) | tvos |  | 2 |  |  | $\mu \mathrm{s}$ |
| Initial program pulse width | tpw |  | 0.095 | 0.1 | 0.105 | ms |
| Additional program pulse width | topw |  | 0.095 |  | 2.1 | ms |
| MDo setup time (to MD ${ }_{1} \uparrow$ ) | tmos |  | 2 |  |  | $\mu \mathrm{s}$ |
| Delay time from MDo $\downarrow$ to data output | tov | $\mathrm{MD0}=\mathrm{MD1}=\mathrm{V}_{\mathrm{LL}}$ |  |  | 4 | $\mu \mathrm{s}$ |
| MD 1 hold time (from MDo $\uparrow$ ) | tmı ${ }^{\text {¢ }}$ |  | 2 |  |  | $\mu \mathrm{s}$ |
| MD1 recovery time (to MDo $\downarrow$ ) | tmiR |  | 2 |  |  | $\mu \mathrm{s}$ |
| Program counter reset time | tPCR |  | 10 |  |  | $\mu \mathrm{s}$ |
| CLK input high-/low-level width | txh, txL |  | 0.125 |  |  | $\mu \mathrm{s}$ |
| CLK input frequency | fx |  |  |  | 4.19 | MHz |
| Initial mode set time | ti |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{MD}_{3}$ setup time (to MD1 $\uparrow$ ) | tm3s |  | 2 |  |  | $\mu \mathrm{s}$ |
| $M_{3}$ hold time ( from MD ${ }_{1} \downarrow$ ) | tмзн |  | 2 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{MD}_{3}$ setup time (to MDo $\downarrow$ ) | tm3sr | When program memory is read | 2 |  |  | $\mu \mathrm{s}$ |
| Delay time from address ${ }^{\text {Note }} 1$ to data output | toad | When program memory is read |  |  | 4 | $\mu \mathrm{s}$ |
| Hold time from address ${ }^{\text {Note } 1}$ to data output | thad | When program memory is read | 0 |  | 4 | $\mu \mathrm{s}$ |
| $\mathrm{MD}_{3}$ hold time (from MDo $\uparrow$ ) | Тмзнв | When program memory is read | 2 |  |  | $\mu \mathrm{s}$ |
| Delay time from MD3 $\downarrow$ to data output float | tofr | When program memory is read |  |  | 4 | $\mu \mathrm{s}$ |
| Reset setup time | tres |  | 10 |  |  | $\mu \mathrm{s}$ |
| Oscillation stabilization wait time ${ }^{\text {Note } 2}$ | twait |  | 2 |  |  | ms |

Notes 1. The internal address signal is incremented at the falling edge of the third clock of CLK.
2. Connect a 4 MHz ceramic resonator between the Xin and Xout pins.

Program Memory Write Timing


## Program Memory Read Timing



## 15. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8A)

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | Vdo |  |  | -0.3 to +5.0 | V |
|  | VPP |  |  | -0.3 to +11.0 | V |
| Input voltage | V |  |  | -0.3 to $\mathrm{VDD}^{\text {d }} 0.3$ | V |
| Output voltage | Vo |  |  | -0.3 to $\mathrm{VDD}+0.3$ | V |
| Output current, high | IoHNote | REM | Peak value | -30 | mA |
|  |  |  | rms | -20 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | -7.5 | mA |
|  |  |  | rms | -5 | mA |
|  |  | Per K/100-K/107 pin | Peak value | -13.5 | mA |
|  |  |  | rms | -9 | mA |
|  |  | Total for $\overline{\mathrm{LED}}$ and K/00-K/07 pins | Peak value | -18 | mA |
|  |  |  | rms | -12 | mA |
| Output current, low | IoLNote | REM | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note Calculate the rms with: $[\mathrm{rms}]=[$ Peak value $] \times \sqrt{\text { Duty }}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{fx}=3.5$ to 4.5 MHz | 1.9 | 3.0 | 3.6 | V |

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.9$ to 3.6 V )

| Item | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{1+1}$ | K/100-K107 |  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | Vdo | V |
|  | $\mathrm{V}^{\mathrm{H}} 2$ | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0.65 VDD |  | VDD | V |
| Input voltage, low | VIL1 | Kı/00-K107 |  |  | 0 |  | 0.3VdD | V |
|  | VIL2 | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0 |  | 0.15 Vdo | V |
| Input leakage current, high | ІІІн1 | $\mathrm{K}_{10}-\mathrm{K}_{13}$ <br> $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, pull-down resistor not incorporated |  |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ІІІн2 | $\begin{aligned} & S_{0}, S_{1}, S_{2} \\ & V_{1}=V_{D D}, \text { pull-down resistor not incorporated } \end{aligned}$ |  |  |  |  | 3 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLL1 | $\mathrm{K}_{10}-\mathrm{K}_{13} \quad \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILlL2 | $\mathrm{K}_{1 / 00}-\mathrm{K}_{1 / 07} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ІІцз | $\mathrm{S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| Output voltage, high | Voh1 | REM, $\overline{L E D}, K_{1 / 00-K / 107 ~}^{\text {I }}$ |  | $\mathrm{IoH}=-0.3 \mathrm{~mA}$ | 0.8 VDD |  |  | V |
| Output voltage, low | Vol1 | REM, $\overline{\text { LED }}$ |  | $\mathrm{loL}=0.3 \mathrm{~mA}$ |  |  | 0.3 | V |
|  | Vol2 | Kl/00-K/07 |  | $\mathrm{loL}=15 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| Output current, high | Ioh1 | REM |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, V OH $=1.0 \mathrm{~V}$ | -5 | -9 |  | mA |
|  | Іон2 | Kl/00-K107 |  | $\mathrm{V}_{\text {do }}=3.0 \mathrm{~V}$, VoH $=2.2 \mathrm{~V}$ | -2.5 | -5 |  | mA |
| Output current, low | IoL1 | Kl100-K107 |  | V DD $=3.0 \mathrm{~V}$, VoL $=0.4 \mathrm{~V}$ | 30 | 70 |  | $\mu \mathrm{A}$ |
|  |  |  |  | V DD $=3.0 \mathrm{~V}$, VoL $=2.2 \mathrm{~V}$ | 100 | 220 |  | $\mu \mathrm{A}$ |
| On-chip pull-down resistor | R1 | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 75 | 150 | 300 | $\mathrm{k} \Omega$ |
|  | R2 | Kı100-K107 |  |  | 130 | 250 | 500 | $\mathrm{k} \Omega$ |
| Data retention power supply voltage | Vidor | In STOP mode |  |  | 1.2 |  | 3.6 | V |
| RAM retention detection voltage | VID |  |  |  |  | 1.6 | 1.7 | V |
| Supply current | IDD1 | Operation mode | $\mathrm{fx}=$ | $4.0 \mathrm{MHz}, \mathrm{V} \mathrm{DD}=3 \mathrm{~V} \pm 10 \%$ |  | 0.7 | 1.4 | mA |
|  | IdD2 | HALT mode | $\mathrm{fx}=$ | 4.0 MHz, VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 0.65 | 1.3 | mA |
|  | IdD3 | STOP mode | VdD | = $3 \mathrm{~V} \pm 10 \%$ |  | 2.2 | 9.5 | $\mu \mathrm{A}$ |
|  |  |  | Vdo | $=3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.2 | 3.5 | $\mu \mathrm{A}$ |

AC Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.9$ to 3.6 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction execution time | tcy |  |  | 14 | 16 | 18.5 | $\mu \mathrm{s}$ |
| $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}$ high-level width | th |  |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | When releasing standby mode | In HALT mode | 10 |  |  | $\mu \mathrm{S}$ |
|  |  |  | In STOP mode | Note |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{S}$ |

<R> Note $10+1024 / f x+$ oscillation growth time

Remark tcy $=64 / \mathrm{fx}$ (fx: System clock oscillation frequency)

POC Circuit ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POC detection voltage ${ }^{\text {Note }}$ | V POC |  |  | 1.8 | 1.9 | V |

Note Refers to the voltage with which the POC circuit releases an internal reset. If Vpoc $<V_{D D}$, the internal reset is released.

From the time of $V_{p o c} \geq$ Vdd until the internal reset takes effect, lag of up to 1 ms occurs. When the period of Vpoc $\geq$ Vdd lasts less than 1 ms , the internal reset may not take effect.

System Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VdD}=1.9$ to 3.6 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency <br> (ceramic resonator) | fx |  | 3.5 | 4.0 | 4.5 | MHz |

## External circuit example



Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

PROM Programming Mode
$D C$ programming characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{VDD}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{VPP}=10.5 \pm 0.3 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | Other than SCLK | 0.7 V dD |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | SCLK | VDD - 0.5 |  | VDD | V |
| Input voltage, low | VLL1 | Other than SCLK | 0 |  | 0.3 VDD | V |
|  | VIL2 | SCLK | 0 |  | 0.4 | V |
| Input leakage current | lLI | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output voltage, high | Vон | $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ | VDD - 1.0 |  |  | V |
| Output voltage, low | Vol | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Vod supply current | IDD |  |  |  | 2 | mA |
| VPP supply current | Ipp |  |  |  | 0.3 | mA |

Cautions 1. Keep Vpp to within +11.0 V including overshoot.
2. Apply Vdd before Vpp and turns it off after Vpp.

AC programming characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{VPP}=10.5 \pm 0.3 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset setup time | tres |  | 10 |  |  | $\mu \mathrm{s}$ |
| Oscillation stabilization wait time1 | twalt 1 |  | 2 |  |  | ms |
| Oscillation stabilization wait time2 | twalt2 |  | 1 |  |  | ms |
| SCLK cycle time | tkcy |  |  |  | 1 | MHz |
| Vpp setup time (to Program command) | twa |  | 1.8 |  |  | ms |
| Program command $\rightarrow$ Data input wait time | twi |  | 0.25 |  |  | $\mu \mathrm{s}$ |
| Program data $\rightarrow$ Command input wait time | twr |  | 90 |  |  | $\mu \mathrm{s}$ |
| VPP setup time (to Verify command) | $t_{\text {tra }}$ |  | 1.8 |  |  | ms |
| Verify command $\rightarrow$ Data output wait time | tri |  | 5 |  |  | $\mu \mathrm{s}$ |
| Verify data $\rightarrow$ Command input wait time | tre |  | 0.25 |  |  | $\mu \mathrm{s}$ |
| Vpp setup time <br> (to Reset, Increase, Inhibit command) | toA |  | 1.8 |  |  | ms |
| Reset, Increase, Inhibit command $\rightarrow$ Data (NULL) input wait time | tol |  | 0.25 |  |  | $\mu \mathrm{s}$ |
| Reset, Increase, Inhibit command <br> $\rightarrow$ Command input wait time | tot |  | 0.25 |  |  | $\mu \mathrm{s}$ |

<R> Program Memory Access Timing


## 16. ELECTRICAL SPECIFICATIONS ( $\mu$ PD6P8B) (TARGET)

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD |  |  | -0.3 to +5.0 | V |
|  | VPP |  |  | -0.3 to +11.0 | V |
| Input voltage | V1 |  |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | Vo |  |  | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current, high | IoHNote | REM | Peak value | -30 | mA |
|  |  |  | rms | -20 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | -7.5 | mA |
|  |  |  | rms | -5 | mA |
|  |  | Per K/100-K/07 pin | Peak value | -13.5 | mA |
|  |  |  | rms | -9 | mA |
|  |  | Total for $\overline{\mathrm{LED}}$ and K//00-K/07 pins | Peak value | -18 | mA |
|  |  |  | rms | -12 | mA |
| Output current, Iow | IoL ${ }^{\text {Note }}$ | REM | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
|  |  | $\overline{\text { LED }}$ | Peak value | 7.5 | mA |
|  |  |  | rms | 5 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note Calculate the rms with: $[\mathrm{rms}]=[$ Peak value $] \times \sqrt{\text { Duty }}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{fx}=3.5$ to 4.5 MHz | 1.9 | 3.0 | 3.6 | V |

DC Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.9$ to 3.6 V )

| Item | Symbol | Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{1+1}$ | Kı100-K107 |  |  | $0.7 \mathrm{~V}_{\text {d }}$ |  | VDD | V |
|  | $\mathrm{V}_{1+2}$ | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0.65VDD |  | VDD | V |
| Input voltage, low | VIL1 | Kl/00-K1/07 |  |  | 0 |  | $0.3 \mathrm{~V}_{\text {d }}$ | V |
|  | VIL2 | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 0 |  | 0.15 VDD | V |
| Input leakage current, high | ILIH1 | $K_{10}-K_{13}$ <br> $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$, pull-down resistor not incorporated |  |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ІІІн2 | $\begin{aligned} & S_{0}, S_{1}, S_{2} \\ & V_{1}=V_{D D}, \text { pull-down resistor not incorporated } \end{aligned}$ |  |  |  |  | 3 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILLL1 | $\mathrm{K}_{10}-\mathrm{K}_{13} \quad \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILlı2 | $\mathrm{K}_{1 / 00}-\mathrm{K}_{1 / 07} \quad \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ІІıз | So, $\mathrm{S}_{1}, \mathrm{~S}_{2} \mathrm{~V}_{1}=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| Output voltage, high | Voh1 | REM, $\overline{L E D}, K_{100-K 107}$ |  | $\mathrm{IOH}=-0.3 \mathrm{~mA}$ | 0.8 VDD |  |  | V |
| Output voltage, low | Vol1 | REM, $\overline{\text { LED }}$ |  | $\mathrm{loL}=0.3 \mathrm{~mA}$ |  |  | 0.3 | V |
|  | Vol2 | Kl/00-K107 |  | $\mathrm{loL}=15 \mu \mathrm{~A}$ |  |  | 0.4 | V |
| Output current, high | Іон1 | REM |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$, V OH $=1.0 \mathrm{~V}$ | -5 | -9 |  | mA |
|  | Іон2 | K100-K107 |  | $\mathrm{V}_{\mathrm{dD}}=3.0 \mathrm{~V}$, $\mathrm{VoH}=2.2 \mathrm{~V}$ | -2.5 | -5 |  | mA |
| Output current, low | IoL1 | K1/00-K107 |  | V DD $=3.0 \mathrm{~V}$, Vol $=0.4 \mathrm{~V}$ | 30 | 70 |  | $\mu \mathrm{A}$ |
|  |  |  |  | V DD $=3.0 \mathrm{~V}$, VoL $=2.2 \mathrm{~V}$ | 100 | 220 |  | $\mu \mathrm{A}$ |
| On-chip pull-down resistor | $\mathrm{R}_{1}$ | $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}, \mathrm{~S}_{2}$ |  |  | 75 | 150 | 300 | $\mathrm{k} \Omega$ |
|  | R2 | K1/00-K107 |  |  | 130 | 250 | 500 | $\mathrm{k} \Omega$ |
| Data retention power supply voltage | Vdoor | In STOP mode |  |  | 1.2 |  | 3.6 | V |
| RAM retention detection voltage | VID |  |  |  |  | 1.6 | 1.7 | V |
| Supply current | IDD1 | Operation mode | $\mathrm{fx}=$ | 4.0 MHz, VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 0.7 | 1.4 | mA |
|  | IDD2 | HALT mode | $\mathrm{fx}=$ | 4.0 MHz, VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 0.65 | 1.3 | mA |
|  | IDD3 | STOP mode | VDD | = $3 \mathrm{~V} \pm 10 \%$ |  | 2.2 | 9.5 | $\mu \mathrm{A}$ |
|  |  |  | Vdo | $=3 \mathrm{~V} \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.2 | 3.5 | $\mu \mathrm{A}$ |

AC Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.9$ to 3.6 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction execution time | tcy |  |  | 14 | 16 | 18.5 | $\mu \mathrm{s}$ |
| $\mathrm{K}_{10}-\mathrm{K}_{13}, \mathrm{~S}_{0}, \mathrm{~S}_{1}$ high-level width | th |  |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | When releasing standby mode | In HALT mode | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | In STOP mode | Note |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

<R>
Note $10+1024 / \mathrm{fx}+$ oscillation growth time

Remark tcy $=64 / \mathrm{fx}$ (fx: System clock oscillation frequency)

POC Circuit ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POC detection voltage ${ }^{\text {Note }}$ | $V_{\text {POC }}$ |  |  | 1.8 | 1.9 | V |

Note Refers to the voltage with which the POC circuit releases an internal reset. If VPOC $<V_{D D}$, the internal reset is released.
From the time of VPOC $\geq$ VDD until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{\text {poc }} \geq$ VDd lasts less than 1 ms , the internal reset may not take effect.

Internal Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 1 0}$ to $+70^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{DD}}=2.0$ to 3.6 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | $\mathrm{fx}_{\mathrm{x}}$ |  | 3.92 | 4.0 | 4.08 | MHz |

## <R> PROM Programming Mode

DC programming characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=10.5 \pm 0.3 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage, high | $\mathrm{V}_{\mathrm{H} 1}$ | Other than SCLK | 0.7 V dD |  | VDD | V |
|  | $\mathrm{V}_{\text {IH2 }}$ | SCLK | VDD - 0.5 |  | VDD | V |
| Input voltage, low | VIL1 | Other than SCLK | 0 |  | 0.3 VDD | V |
|  | VIL2 | SCLK | 0 |  | 0.4 | V |
| Input leakage current | lı | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Output voltage, high | Vor | $\mathrm{IOH}=-1 \mathrm{~mA}$ | VDD - 1.0 |  |  | V |
| Output voltage, low | Vol | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| VDD supply current | Ido |  |  |  | 2 | mA |
| VPP supply current | Ipp |  |  |  | 0.3 | mA |

Cautions 1. Keep Vpp to within +11.0 V including overshoot.
2. Apply Vdd before Vpp and turns it off after Vpp.

AC programming characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.0 \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}=10.5 \pm 0.3 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Reset setup time | tres |  | 10 |  |  | $\mu \mathrm{~s}$ |
| Oscillation stabilization wait time1 | twait1 |  | 2 |  |  | ms |
| Oscillation stabilization wait time2 | twait2 |  | 1 |  |  | ms |
| SCLK cycle time | tkCY |  |  |  | 1 | MHz |
| VPP setup time (to Program command) | twA |  | 1.8 |  |  | ms |
| Program command $\rightarrow$ Data input wait time | twI |  | 0.25 |  |  | $\mu \mathrm{~s}$ |
| Program data $\rightarrow$ Command input wait time | twr |  | 90 |  |  | $\mu \mathrm{~s}$ |
| VPP setup time (to Verify command) | tRA |  | 1.8 |  |  | ms |
| Verify command $\rightarrow$ Data output wait time | tri |  | 0.25 |  |  | $\mu \mathrm{~s}$ |
| Verify data $\rightarrow$ Command input wait time | tre |  | 1.8 |  |  | ms |
| VPP setup time <br> (to Reset, Increase, Inhibit command) | toA |  | 0.25 |  |  | $\mu \mathrm{~s}$ |
| Reset, Increase, Inhibit command <br> $\rightarrow$ Data (NULL) input wait time | toI |  | 0.25 |  |  | $\mu \mathrm{~s}$ |
| Reset, Increase, Inhibit command <br> $\rightarrow$ Command input wait time | tot |  |  |  |  |  |

## <R> Program Memory Access Timing



## 17. CHARACTERISTIC CURVES (REFERENCE VALUES) ( $\mu$ PD6P8)



Іон vs. Vон (REM, LED, Kıо)


High-level output voltage Vон [V]
lol vs. Vol (REM, LED)

lol vs. Vol (K/Io)


## 18. APPLICATION CIRCUIT EXAMPLE

Example of Application to System

- Remote-control transmitter (48 keys accommodated, mode selection switch accommodated)


Note $\mathrm{S}_{2}$ : Set to STOP mode release disabled

- Remote-control transmitter (56 keys accommodated)


Note $\mathrm{S}_{2}$ : Set to STOP mode release enabled

- Remote-control transmitter (56 keys accommodated, mode selection switch accommodated)

Data can be read from the KI/Oo to $\mathrm{K}_{I / O 7}$ pins by connecting a pull-up resistor of approx. $50 \mathrm{k} \Omega$ and a switch to these pins (which then become high level when the switch is on and low level when off). Set the Kı/oo to $\mathrm{K}_{\text {I/O7 }}$ pins to input mode at this time. Reading data from these pins enables multiple output data to be obtained for the same key input.
A pull-up resistor can be connected to any of pins KI/Oo to $\mathrm{K}_{1 / 07}$ (the figure below shows an example of when a pull-up resistor is connected to the Kı/05 pin).


Note S2: Set to STOP mode release enabled

## 19. PACKAGE DRAWING

## 20-PIN PLASTIC SSOP (7.62 mm (300))


detail of lead end


NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $6.65 \pm 0.15$ |
| B | 0.475 MAX. |
| C | 0.65 (T.P.) |
| D | $0.24_{-0.07}^{+0.08}$ |
| E | $0.1 \pm 0.05$ |
| F | $1.3 \pm 0.1$ |
| G | 1.2 |
| H | $8.1 \pm 0.2$ |
| I | $6.1 \pm 0.2$ |
| J | $1.0 \pm 0.2$ |
| K | $0.17 \pm 0.03$ |
| L | 0.5 |
| M | 0.13 |
| N | 0.10 |
| P | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |
|  | S20MC-65-5A4-2 |

## 20. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD6P8, 6P8A, and 6P8B must be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 20-1. Surface Mounting Soldering Conditions
$\mu$ PD6P8MC-5A4-A, 6P8AMC-5A4-A, 6P8BMC-5A4-A: 20-pin plastic SSOP (7.62 mm (300))

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds max. (at $220^{\circ} \mathrm{C}$ or higher), <br> Count: Three times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ <br> (after that, prebake at $125^{\circ} \mathrm{C}$ for 2 to 72 hours) | IR60-207-3 |
| Wave soldering | For details, contact an NEC Electronics sales representative. | - |
| Partial heating | Pin temperature: $350^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

## APPENDIX A. DEVELOPMENT TOOLS

A PROM programmer, program adapter, and an emulator are provided for the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}, 6 \mathrm{P} 8 \mathrm{~B}$.

## Hardware

- PROM programmer (AF-9708 ${ }^{\text {Note }}$, AF-9709B ${ }^{\text {Note }}$ )

These PROM programmers support the $\mu$ PD6P8, 6P8A, 6P8B.
By connecting a program adapter to this PROM programmer, the $\mu \mathrm{PD} 6 \mathrm{P} 8,6 \mathrm{P} 8 \mathrm{~A}, 6 \mathrm{P} 8 \mathrm{~B}$ can be programmed.

Note These are products of Flash Support Group, Inc. For details, consult Flash Support Group, Inc. (TEL: +81-53-428-8380).

## - Program adapter

(1) TEF340-6P8 ${ }^{\text {Note }}$

This is used to program the $\mu$ PD6P8 in combination with the AF-9708 or AF-9709B.
(2) TEF340-6P8A Note

This is used to program the $\mu$ PD6P8A, 6P8B in combination with the AF-9708 or AF-9709B.

Note These are products of Flash Support Group, Inc. For details, consult Flash Support Group, Inc. (TEL: +81-53-428-8380).

- Emulator (EB-69 Note, EB-69A ${ }^{\text {Note }}$ )

This is used to emulate the $\mu$ PD6P8, 6P8A, 6P8B.

Note These are products of Naito Densei Machida Mfg. Co., Ltd. For details, contact Naito Densei Machida Mfg. Co., Ltd. (+81-45-475-4191).

## Software

- Assembler (AS6133 Ver. 2.22 or later)

This is a development tool for remote control transmitter software.

Part Number List of AS6133

| Host Machine | OS | Supply Medium | Part Number |
| :--- | :--- | :--- | :--- |
| PC-9800 series <br> (CPU: 80386 or later) | MS-DOS $^{\text {TM }}$ (Ver. 5.0 to Ver. 6.2) | 3.5 -inch 2HD | $\mu$ S5A13AS6133 |
| IBM PC/AT ${ }^{\text {TM }}$ compatible | MS-DOS (Ver. 6.0 to Ver. 6.22) | 3.5 -inch 2HC | $\mu$ S7B13AS6133 |
|  | PC DOS $^{\text {TM }}$ (Ver. 6.1 to Ver. 6.3) |  |  |

Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

## APPENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT <br> (In the case of NEC transmission format in command one-shot transmission mode)

Caution When using the NEC transmission format, please apply for a custom code at NEC Electronics.
(1) REM output waveform (from <2> on, the output is made only when the key is kept pressed)


Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.
(2) Enlarged waveform of <1>

(3) Enlarged waveform of <3>

(4) Enlarged waveform of <2>

REM output

(5) Carrier waveform (enlarged waveform of each code's high period)

(6) Bit array of each code


Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, $\overline{\text { Data Code) }}$ but also check to make sure that no signals are present.

## NOTES FOR CMOS DEVICES

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $\mathrm{V}_{\mathrm{IL}}(\mathrm{MAX})$ and $\mathrm{V}_{\mathrm{IH}}(\mathrm{MIN})$ due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $\mathrm{V}_{\mathrm{IL}}$ (MAX) and $\mathrm{V}_{\mathrm{IH}}$ (MIN).

## (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

## (3) PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

## (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

## (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.
The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

## (6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.
PC/AT and PC DOS are trademarks of International Business Machines Corporation.
These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

Caution: This product uses SuperFlash ${ }^{\circledR}$ technology licensed from Silicon Storage Technology, Inc.

- The information in this document is current as of December, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

## For further information,

 please contact:NEC Electronics Corporation
1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan
Tel: 044-435-5111
http://www.necel.com/
[America]
NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
http://www.am.necel.com/

| [Europe] | [Asia \& Oceania] |
| :---: | :---: |
| NEC Electronics (Europe) GmbH | NEC Electronics (China) Co., Ltd |
| Arcadiastrasse 10 | 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian |
| 40472 Düsseldorf, Germany | District, Beijing 100083, P.R.China |
| Tel: 0211-65030 | Tel: 010-8235-1155 |
| http://www.eu.necel.com/ | http://www.cn.necel.com/ |
| Hanover Office | Shanghai Branch |
| Podbielskistrasse 166 B | Room 2509-2510, Bank of China Tower, |
| 30177 Hannover | 200 Yincheng Road Central, |
| Tel: 05113340 2-0 | Pudong New Area, Shanghai, P.R.China P.C:200120 |
| Munich Office | Tel:021-5888-5400 |
| Werner-Eckert-Strasse 9 | http://www.cn.necel.com/ |
| 81829 München | Shenzhen Branch |
| Tel: 0899210 03-0 | Unit 01, 39/F, Excellence Times Square Building, |
| Stuttgart Office | No. 4068 Yi Tian Road, Futian District, Shenzhen, |
| Industriestrasse 3 | P.R.China P.C:518048 |
| 70565 Stuttgart | Tel:0755-8282-9800 |
| Tel: 07119901 0-0 | http://www.cn.necel.com/ |
| United Kingdom Branch | NEC Electronics Hong Kong Ltd. |
| Cygnus House, Sunrise Parkway | Unit 1601-1613, 16/F., Tower 2, Grand Century Place, |
| Linford Wood, Milton Keynes MK14 6NP U.K | 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong |
| Tel: 01908-691-133 | Tel: 2886-9318 http://www.hk.necel.com/ |
| Succursale Française |  |
| 9, rue Paul Dautier, B.P. 52 | NEC Electronics Taiwan Ltd. |
| 78142 Velizy-Villacoublay Cédex | 7F, No. 363 Fu Shing North Road |
| France | Taipei, Taiwan, R. O. C. |
| Tel: 01-3067-5800 | Tel: 02-8175-9600 |
| Sucursal en España | http://www.tw.necel.com/ |
| Juan Esplandiu, 15 |  |
| 28007 Madrid, Spain | 238A Thomson Road, |
| Tel: 091-504-2787 | \#12-08 Novena Square, |
| Tyskland Filial | Singapore 307684 |
| Täby Centrum | Tel: 6253-8311 |
| Entrance S (7th floor) | http://www.sg.necel.com/ |
| 18322 Täby, Sweden |  |
| Tel: 086387200 | NEC Electronics Korea Ltd. |
| Filiale Italiana | 11F., Samik Lavied'or Bldg., 720-2, |
| Via Fabio Filzi, 25/A | Yeoksam-Dong, Kangnam-Ku, |
| 20124 Milano, Italy | Seoul, 135-080, Korea |
| Tel: 02-667541 | http://www.kr.necel.com/ |
| Branch The Netherlands |  |
| Steijgerweg 6 |  |
| 5616 HS Eindhoven |  |
| The Netherlands |  |
| Tel: 0402654010 |  |


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

