

# SANYO Semiconductors **DATA SHEET**

# LC87F06J2A — SHOW 192K byte, RAM 8192 byte on-chip 8-bit 1-chip Microcontroller

## Overview

The SANYO LC87F06J2A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 66.6ns, integrate on a single chip a number of hardware features such as 192K-byte flash ROM (onboard rewritable), 8K-byte RAM, Onchip debugging function, two sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer with a prescaler (may be divided into 8-bit timers), four 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, two synchronous SIO ports (with automatic block transmission/reception capabilities), an asynchronous/synchronous SIO port, two synchronous SIO ports, two UART ports (full duplex), four 12-bit PWM channels, VPS/PDC/PAL-WSS • XDS • EPG-J • VBID(Video-ID) Data-slicer, an universal remote control transmitter, an 8-bit 16-channel AD converter, a high-speed clock counter, a system clock frequency divider, and a 36-source 10-vector interrupt, ROM correction function feature.

#### **Features**

- ■Flash ROM
  - Single 5V power supply, on-board writeable
  - Block erase in 128 byte units
  - 196608 × 8 bits (LC87F06J2A)

#### **■**RAM

- $8192 \times 9$  bits
- ■Bus Cycle Time
  - 66.6ns (15MHz, 1/1 frequency division ratio )

Note: Bus cycle time indicates the speed to read ROM.

- \* This product is licensed from Silicon Storage Technology, Inc. (USA), and manufactured and sold by SANYO Semiconductor Co., Ltd.
- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

## **SANYO Semiconductor Co., Ltd.**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

- ■Minimum Instruction Cycle Time (tCYC)
  - 200ns (15MHz, 1/1 frequency division ratio)

#### **■**Ports

• Normal withstand voltage I/O ports

Ports whose I/O direction can be designated in 1 bit units: 75 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PB0 to PB2,

PCn, S2Pn, XT2, PWM0, PWM1, PEn, PFn)

Ports whose I/O direction can be designated in 4 bit units: 8 (P0n)

• Normal withstand voltage input ports: 1 (XT1)

• Dedicated oscillator ports: 2 (CF1, CF2)

• Reset pin: 1 (RES)

• Data slicer pins: 2 (PB4, PB6)

• Power pins: 11 (Vss1 to Vss4, Vpp1 to Vpp4,

V<sub>SS</sub>VCO, V<sub>DD</sub>VCO, V<sub>DD</sub>ODA)

#### **■**Timer

• Timer 0: 16-bit timer/counter with capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)  $\times$  2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers)

+ 8-bit counter (with two 8-bit capture registers)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)

Mode 3: 16-bit counter (with two 16-bit capture registers)

• Timer 1: 16-bit timer/counter that support PWM/ toggle output

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs)

+ 8-bit timer/counter (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 8: 16-bit timer with a prescaler (may be divided into 8-bit timers)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillator), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes.

## ■Day and Time Counter

1) Using with a base timer, it can be used as 65,000 days + minute + second counter.

## ■High-speed Clock Counter

- 1) Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- 2) Can generate output real time.

#### **■**SIO

- SIO 0: 8 bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits)
- SIO 1: 8 bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (Half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

#### Continued from preceding page.

- SIO2: 8 bit synchronous serial interface
  - 1) LSB first mode
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 32 bytes)
- SIO 7: 8 bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
- SIO 8: 8 bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)

#### ■UART: 2 channels

- 1) Full duplex
- 2) 7/8/9 bit data bits selectable
- 3) 1 stop bit (2 bits in continuous transmission mode)
- 4) Built-in baudrate generator (with baudrates of 16/3 to 8192/3 tCYC)

#### ■AD Converter

• 8 bits × 16 channels

#### **■**PWM

- Multifrequency 12-bit PWM × 4 channels
- ■Remote Control Receiver Circuit (sharing pins with P73, INT3, T0IN and TOHCP)
  - 1) Noise filtering function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)
  - 2) The noise filtering function is available for the INT3, T0IN, or T0HCP signal at P73. When P73 is read with an instruction, the signal level at that pin is read regardless of the availability of the noise filtering function.

#### ■Small Signal Detect Function

1) Small Signal Detect Function is available in the following two terminals.

P20/INT4/T1IN/T0LCP/T0HCP/INT6/T0LCP1/SSGI0

P24/INT5/T1IN/T0LCP/T0HCP/INT7/T0HCP1/SSGI1

- 2) Capable of detecting a pulse with certain level of amplitude.
- 3) Input bias circuit available.

#### ■H-Counter

1) H-counter can choose one of the following signals as count-clock.

HCTR signal of P22/INT4/T1IN/T0LCP/T0HCP/HCTR terminal

CSYNC signal of PB6/CVD/CSYNC terminal

Composite sync signal detected from CVD (composite Video) signal by built-in sync-separator inputted form PB6/CVD/CSYNC terminal

2) Counter 7bit (up) + 1bit (over-flow flag)

## ■Field (first/second) Detect Function

1) Distinguishes a field with one of the following signals.

CSYNC signal of PB6/CVD/CSYNC terminal

Composite sync signal detected from CVD (composite Video) signal by built-in sync-separator inputted form PB6/CVD/CSYNC terminal

2) Outputs Field-Detect signal from PB0/DS1FLD terminal

#### ■Watchdog Timer

- 1) External RC watchdog timer
- 2) Interrupt and reset signals selectable

#### ■Data-Slicer

- XDS
  - 1) Supports XDS-1X and XDS-2X (With auto-recognition)
- VPS/PDC/PAL-WSS

Data-slicer can choose one of the following three formats to the TV Line(VBI).

- 1) PDC/UDT and other Teletext data
- 2) VPS
- 3) PAL-WSS
- VPS
- EPG-J
- Antiope
- VBID(VideoID)
- ■Universal Remote Control Transmitter Circuit
  - Outputs remote control signal from PF4/IRP terminal.

## **■**Interrupts

- 36 sources, 10 vector addresses
  - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
  - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

| No. | Vector | Selectable Level | Interrupt signal                                   |
|-----|--------|------------------|--|
| 1   | 00003H | X or L           | INT0   |
| 2   | 0000BH | X or L           | INT1   |
| 3   | 00013H | H or L           | INT2/T0L/INT4                                      |
| 4   | 0001BH | H or L           | INT3/INT5/Base timer0/Base timer1/Remocon transmit |
| 5   | 00023H | H or L           | T0H/INT6/SIO7                                      |
| 6   | 0002BH | H or L           | T1L/T1H/INT7/SIO8                                  |
| 7   | 00033H | H or L           | SIO0/UART1 receive/UART2 receive/T8L/T8H           |
| 8   | 0003BH | H or L           | SIO1/SIO2/UART1 transmit/UART2 transmit            |
| 9   | 00043H | H or L           | ADC/T6/T7/PWM4, PWM5/ Automatic transmission       |
| 10  | 0004BH | H or L           | Port 0/T4/T5/Data slicer /PWM0, PWM1               |

- Priority Level: X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.

#### ■Subroutine Stack Levels

- 4096 levels maximum (the stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 tCYC execution time)
16 tCYC execution time)
16 tCYC execution time)
12 tCYC execution time)
12 tCYC execution time)

#### **■**Oscillation Circuits

- RC oscillator circuit (internal): For system clock
- CF oscillator circuit: For system clock with internal Rf
- Crystal oscillator circuit: For low-speed system clock
- Multifrequency RC oscillator circuit (internal): For system clock

## ■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

## ■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
  - 1) Oscillation is not halted automatically.
  - 2) Canceled by system reset or occurrence of interrupt.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
  - 1) The CF, RC, and crystal oscillators automatically stop operation.
  - 2) There are three ways of resetting the HOLD mode.
    - (1) Setting the Reset pin to the lower level
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level
    - (3) Having an interrupt source established at port 0
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer and the Day-and-time counter.
  - 1) The CF and RC oscillators automatically stop operation.
  - 2) The state of crystal oscillation established when the HOLD mode is entered is retained.
  - 3) There are four ways of resetting the X'tal HOLD mode.
    - (1) Setting the Reset pin to the low level.
    - (2) Setting at least one of the INT0, INT1, INT2, INT4, and INT5 pins to the specified level.
    - (3) Having an interrupt source established at port 0.
    - (4) Having an interrupt source established in the base timer circuit.

#### ■Onchip Debugging

• Permits software debugging with the test device installed on the target board.

#### ■ROM Correction Function

• PC match address registers: 4

• Ram for ROM correction: 128byte

## ■Package Form

• QIP100E(14×20): "Lead-free type"

## **■**Development Tools

• On-chip debugger: TCB87 TypeA + LC87F06J2A : TCB87 TypeB + LC87F06J2A

■Flash ROM Programming Boards

| Package        | Programming boards |
|----------------|--------------------|
| QIP100E(14×20) | W87F05256Q         |


■Flash ROM Programmer

| Maker                     | Model  | Supported version               | Device          |
|---------------------------|--|---------------------------------|-----------------|
| Flash Support Group, Inc. | AF9708/AF9709/AF9709B                        | Revision: After 02.61           | LC87F06J2A FAST |
| (Single)                  | (including product of Ando Electric Co.,Ltd) |                                 |                 |
| Flash Support Group, Inc. | AF9723(Main body)                            | Revision: After 02.04           | LC87F06J2A FAST |
| (Gang)                    | (including product of Ando Electric Co.,Ltd) |                                 |                 |
|                           | AF9833(Unit)                                 | Revision: After 01.86           |                 |
|                           | (including product of Ando Electric Co.,Ltd) |                                 |                 |
| SANYO                     | SKK(Sanyo FWS)                               | Application Version: After 1.03 | LC87F06J2       |
|                           |  | Chip Data Version: After 2.01   |                 |


## **Package Dimensions**

unit: mm (typ)

3151A




## **Pin Assignment**



SANYO: QIP100E(14×20) "Lead-free Type"

## **System Block Diagram**



## **Pin Description**

| Pin Name                             | I/O      |                                       |                | Functi          | on description  |                |               |      | Option |
|--------------------------------------|----------|---------------------------------------|----------------|-----------------|-----------------|----------------|---------------|------|--------|
| V <sub>SS</sub> 1, V <sub>SS</sub> 2 | -        | Power supply pin (-                   | ·)             |                 |                 |                |               |      | No     |
| V <sub>SS</sub> 3, V <sub>SS</sub> 4 |          | ,                                     | ,              |                 |                 |                |               |      |        |
| V <sub>SS</sub> VCO                  |          |                                       |                |                 |                 |                |               |      |        |
| V <sub>DD</sub> 1, V <sub>DD</sub> 2 | -        | Power supply pin (-                   | +)             |                 |                 |                |               |      | No     |
| V <sub>DD</sub> 3, V <sub>DD</sub> 4 |          |                                       |                |                 |                 |                |               |      |        |
| V <sub>DD</sub> VCO,                 |          |                                       |                |                 |                 |                |               |      |        |
| $V_{DD}ODA$                          |          |                                       |                |                 |                 |                |               |      |        |
| Port 0                               | I/O      | • 8-bit I/O port                      |                |                 |                 |                |               |      | Yes    |
| P00 to P07                           |          | I/O specifiable in -                  | 4-bit units    |                 |                 |                |               |      |        |
| . 55 15 . 5.                         |          | Pull-up resistor ca                   | n be turned o  | n and off in 4- | bit units       |                |               |      |        |
|                                      |          | HOLD release inp                      | out            |                 |                 |                |               |      |        |
|                                      |          | Port 0 interrupt in                   | out            |                 |                 |                |               |      |        |
|                                      |          | Pin functions                         |                |                 |                 |                |               |      |        |
|                                      |          | P05: System cloc                      | k output       |                 |                 |                |               |      |        |
|                                      |          | P06: Timer 6 togg                     | le output      |                 |                 |                |               |      |        |
|                                      |          | P07: Timer 7 togg                     | le output      |                 |                 |                |               |      |        |
| Port 1                               | I/O      | 8-bit I/O port                        |                |                 |                 |                |               |      | Yes    |
| P10 to P17                           |          | I/O specifiable in                    |                |                 |                 |                |               |      |        |
|                                      |          | Pull-up resistor ca                   | in be turned o | n and off in 1- | bit units       |                |               |      |        |
|                                      |          | • Pin functions                       |                |                 |                 |                |               |      |        |
|                                      |          | P10: SIO0 data o                      | -              |                 |                 |                |               |      |        |
|                                      |          | P11: SIO0 data in                     | -              |                 |                 |                |               |      |        |
|                                      |          | P12: SIO0 clock I<br>P13: SIO1 data o |                |                 |                 |                |               |      |        |
|                                      |          | P14: SIO1 data in                     | •              |                 |                 |                |               |      |        |
|                                      |          | P15: SIO1 clock I                     | •              |                 |                 |                |               |      |        |
|                                      |          | P16: Timer 1 PW                       |                |                 |                 |                |               |      |        |
|                                      |          | P17: Timer 1 PW                       | · ·            | eper output     |                 |                |               |      |        |
| Port 2                               | I/O      | • 8-bit I/O port                      | ,              |                 |                 |                |               |      | Yes    |
| P20 to P27                           |          | I/O specifiable in                    | 1-bit units    |                 |                 |                |               |      |        |
| 1 20 10 1 21                         |          | Pull-up resistor ca                   | n be turned o  | n and off in 1- | bit units       |                |               |      |        |
|                                      |          | Pin functions                         |                |                 |                 |                |               |      |        |
|                                      |          | P20: INT4 input/F                     | IOLD reset inp | out/timer 1 eve | ent input/timer | 0L capture in  | out/          |      |        |
|                                      |          | timer 0H cap                          | oture input/IN | T6 input/timer  | 0L capture 1 i  | nput/small sig | nal input     |      |        |
|                                      |          | P21, P23: INT4 in                     | -              | set input/timer | 1 event input/  | timer 0L captu | re input/     |      |        |
|                                      |          | timer 0H cap                          |                |                 |                 |                |               |      |        |
|                                      |          | P22: NT4 input/H                      | •              |                 |                 | OL capture inp | out/          |      |        |
|                                      |          | l                                     | •              | TR signal inp   |                 | 01             |               |      |        |
|                                      |          | P24: INT5 input/F                     |                |                 | •               |                |               |      |        |
|                                      |          | P25 to P27: INT5                      | -              | =               | 0H capture 1 i  |                |               |      |        |
|                                      |          |                                       | -              | eset inputuini  | er i eventinpt  | iviinei ot ca  | otare iriput/ |      |        |
|                                      |          | Timer 0H ca  Interrupt acknowle       | -              |                 |                 |                |               |      |        |
|                                      |          |                                       |                |                 | Rising/         |                |               |      |        |
|                                      |          |                                       | Rising         | Falling         | Falling         | H level        | L level       |      |        |
|                                      |          | INT4                                  | enable         | enable          | enable          | disable        | disable       |      |        |
|                                      |          | INT5                                  | enable         | enable          | enable          | disable        | disable       |      |        |
|                                      |          | INT6                                  | enable         | enable          | enable          | disable        | disable       |      |        |
|                                      |          | INT7                                  | enable         | enable          | enable          | disable        | disable       |      |        |
|                                      |          |                                       |                |                 |                 |                |               |      |        |
| Port 3                               | I/O      | • 7-bit I/O port                      |                |                 |                 |                |               |      | Yes    |
| P30 to P36                           |          | I/O specifiable in                    | 1-bit units    |                 |                 |                |               |      |        |
|                                      |          | Pull-up resistor ca                   | n be turned o  | n and off in 1- | bit units       |                |               |      |        |
|                                      |          | Pin functions                         |                |                 |                 |                |               |      |        |
|                                      |          | P30: PWM4 outpo                       | ut             |                 |                 |                |               |      |        |
|                                      |          | P31: PWM5 outpo                       | ut             |                 |                 |                |               |      |        |
|                                      |          | P32: UART1 trans                      | smit           |                 |                 |                |               |      |        |
|                                      |          | P33: UART1 rece                       |                |                 |                 |                |               |      |        |
|                                      |          | P34: UART2 trans                      |                |                 |                 |                |               |      |        |
|                                      | <u> </u> | P35: UART2 rece                       | ive            |                 |                 |                |               | Cont |        |

Continued from preceding page.

| Pin Name   | I/O | Function description  | Option |
|------------|-----|---|--------|
| Port 7     | I/O | • 4-bit I/O port  | No     |
| P70 to P73 |     | I/O specifiable in 1-bit units  |        |
|            |     | Pull-up resistor can be turned on and off in 1-bit units                            |        |
|            |     | Pin functions   |        |
|            |     | P70: INT0 input/HOLD release input/Timer 0L capture input/Output for watchdog timer |        |
|            |     | P71: INT1 input/HOLD release input/Timer 0H capture input                           |        |
|            |     | P72: INT2 input/HOLD release input/Timer 0 event input/Timer 0L capture input       |        |
|            |     | P73: INT3 input with noise filter/Timer 0 event input/Timer 0H capture input        |        |
|            |     | Interrupt acknowledge type  |        |
|            |     | Rising Falling Rising/ H level L level  |        |
|            |     | Falling Falling   |        |
|            |     | INTO enable enable disable enable enable  |        |
|            |     | INT1 enable enable disable enable enable  |        |
|            |     | INT2 enable enable enable disable disable   |        |
|            |     | INT3 enable enable enable disable disable   |        |
|            |     |   |        |
| Port 8     | I/O | • 8-bit I/O port  | No     |
| P80 to P87 |     | • I/O specifiable in 1-bit units  |        |
|            |     | Other functions   |        |
|            |     | P80-P87: AD converter input port  |        |
| Port A     | I/O | • 6-bit I/O port  | Yes    |
| PA0 to PA5 |     | I/O specifiable in 1-bit units  |        |
|            |     | Pull-up resistor can be turned on and off in 1-bit units                            |        |
|            |     | Pin functions   |        |
|            |     | PA0: SIO7 data output   |        |
|            |     | PA1: SIO7 data input, bus I/O   |        |
|            |     | PA2: SIO7 clock I/O   |        |
|            |     | PA3: SIO8 data output   |        |
|            |     | PA4: SIO8 data input, bus I/O   |        |
|            |     | PA5: SIO8 clock I/O   |        |
| Port B     | I/O | • 5-bit I/O port  | Yes    |
| PB0 to PB2 |     | I/O specifiable in 1-bit units  |        |
| PB4, PB6   |     | Other functions   |        |
|            |     | PB0: Output for field recognition signal  |        |
|            |     | PB4: LPF connection for Slicer PLL  |        |
|            |     | PB6: Input for CSYNC signal/CVD (Composite Video) signal                            |        |
| Port C     | I/O | 8-bit I/O port  | Yes    |
| PC0 to PC7 |     | I/O specifiable in 1-bit units  |        |
|            |     | Pull-up resistor can be turned on and off in 1-bit units                            |        |
|            |     | Other functions   |        |
|            |     | PC0: OCSYNC output  |        |
|            |     | PC1 to PC4: AD converter input port   |        |
|            |     | PC5 to PC7: On-chip Debugger  |        |
| Port E     | I/O | • 8-bit I/O port  | No     |
| PE0 to PE7 |     | • I/O specifiable in 1-bit units  |        |
|            |     | Pull-up resistor can be turned on and off in 1-bit units                            |        |
|            |     | • Other functions   |        |
|            |     | PE0-PE3: AD converter input port  |        |
| Port F     | I/O | • 8-bit I/O port  | No     |
| PF0 to PF7 |     | • I/O specifiable in 1-bit units  |        |
|            |     | Pull-up resistor can be turned on and off in 1-bit units                            |        |
|            |     | Other functions   |        |
|            |     | PF4: Remote control signal output   |        |

Continued from preceding page.

| Pin Name       | I/O | Function description   | Option |
|----------------|-----|--|--------|
| SIO2 Port      | I/O | • 4-bit I/O port   | No     |
| SI2P0 to SI2P3 | 1   | • I/O specifiable in 1-bit units                             |        |
|                |     | Other functions:   |        |
|                |     | SI2P0: SIO2 data output                                      |        |
|                |     | SI2P1: SIO2 data input, bus input/output                     |        |
|                |     | SI2P2: SIO2 clock input/output                               |        |
|                |     | SI2P3: SIO2 clock output                                     |        |
| PWM0           | 0   | PWM0 output port   | No     |
|                |     | General-purpose I/O available                                |        |
| PWM1           | 0   | PWM1 output port   | No     |
|                |     | General-purpose I/O available                                |        |
| RES            | 1   | Reset pin  | No     |
| XT1            | 1   | Input terminal for 32.768kHz X'tal oscillation               | No     |
|                |     | Other functions:   |        |
|                |     | General-purpose input port                                   |        |
|                |     | Must be connected to V <sub>DD</sub> 1 if not to be used.    |        |
| XT2            | I/O | Output terminal for 32.768kHz X'tal oscillation              | No     |
|                |     | Other functions:   |        |
|                |     | General-purpose I/O port                                     |        |
|                |     | Must be set for oscillation and kept open if not to be used. |        |
| CF1            | 1   | Ceramic resonator input pin                                  | No     |
| CF2            | 0   | Ceramic resonator output pin                                 | No     |

## **Port Output Types**

The table below lists the types of port outputs and the presence/absence of a pull-up resistor. Data can be read into any input port even if it is in the output mode.

| Port         | Options selected in units of | Option type | Output type                             | Pull-up resistor      |
|--------------|------------------------------|-------------|---|-----------------------|
| P00 to P07   | 1 bit                        | 1           | CMOS                                    | Programmable (Note 1) |
|              |                              | 2           | N-channel open drain                    | No                    |
| P10 to P17   | 1 bit                        | 1           | CMOS                                    | Programmable          |
| P20 to P27   |                              | 2           | N-channel open drain                    | Programmable          |
| P30 to P36   |                              |             | ·                                       |                       |
| PA0 to PA5   |                              |             |   |                       |
| PC0 to PC7   |                              |             |   |                       |
| PB0 to PB2   | 1 bit                        | 1           | CMOS                                    | No                    |
| PB4, PB6     |                              | 2           | N-channel open drain                    | No                    |
| PE0 to PE7   | -                            | No          | CMOS                                    | Programmable          |
| PF0 to PF7   |                              |             |   |                       |
| P70          | -                            | No          | N-channel open drain                    | Programmable          |
| P71 to P73   | -                            | No          | CMOS                                    | Programmable          |
| P80 to P87   | -                            | No          | N-channel open drain                    | No                    |
| SI2P0, SI2P2 | -                            | No          | CMOS                                    | No                    |
| SI2P3        |                              |             |   |                       |
| PWM0, PWM1   |                              |             |   |                       |
| SI2P1        | -                            | No          | CMOS (when selected as ordinary port)   | No                    |
|              |                              |             | N-channel open drain                    |                       |
|              |                              |             | (when SIO2 data is selected)            |                       |
| XT1          | -                            | No          | Input only                              | No                    |
| XT2          | -                            | No          | Output for 32.768kHz crystal oscillator | No                    |
|              |                              |             | N-channel open drain                    |                       |
|              |                              |             | (when in general-purpose output mode)   |                       |

Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to P03, P04 to P07).

## $\textbf{Absolute Maximum Ratings} \ \ \mathrm{at} \ \ Ta = 25^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$

| Peak cutput current   Common   |              |                |                     |   | 7 88 88                      | - 55                |      | Specif | ication              |      |
|--|--------------|----------------|---------------------|---|------------------------------|---------------------|------|--------|----------------------|------|
| Maximum Supply voltage   |              | Parameter      | Symbol              | Pins/Remarks  | Conditions                   | V <sub>DD</sub> [V] | min  |        |                      | unit |
| Peak output   Violating   Ports 0, 1, 2   Ports 3, 7, 8   Ports A, B, C, E, F   SIZP0 to SIZP3 |              |                | V <sub>DD</sub> MAX | V <sub>DD</sub> 3, V <sub>DD</sub> 4,                                 | =V <sub>DD</sub> VCO         | 55. 1               | -0.3 | •••    | +6.5                 |      |
| Voltage  | Inp          | ut voltage     | V <sub>I</sub> (1)  | XT1, CF1, RES   |                              |                     | -0.3 |        | V <sub>DD</sub> +0.3 |      |
| Current   Ports A, B, C, E, F   SizPo to SizPa   PwWo, PwWo to First   Ports A, B, C, E, F   SizPo to SizPa   Ports A, B, C, E |              | *              | V <sub>IO</sub> (1) | Ports 3, 7, 8<br>Ports A, B, C, E, F<br>SI2P0 to SI2P3<br>PWM0, PWM1, |                              |                     | -0.3 |        | V <sub>DD</sub> +0.3 | V    |
| Average output current (Note 1-1)  |              | ·              | IOPH(1)             | Ports A, B, C, E, F   | · ' '                        |                     | -10  |        |                      |      |
| Average output current (Note 1-1)  |              |                | IOPH(2)             | PWM0, PWM1  | Per 1 application pin.       |                     | -20  |        |                      |      |
| Output current<br>(Note 1-1)         Ports A, B, C, E, F<br>SI2P0 to SI2P3         application pin         -10           Total<br>output<br>current         IOMH(2)         PWMO, PWM1         Per 1 application pin.         -15           Total<br>output<br>current         ZIOAH(1)         P71 to P73         Per 1 application pin.         -3           Total<br>output<br>current         ZIOAH(1)         P71 to P73         Total of all applicable pins         -5           ZIOAH(2)         PWMO, PWM1<br>SI2P0 to SI2P3         Total of all applicable pins         -20           ZIOAH(3)         Ports 0, 2, 3         Total of all applicable pins         -30           ZIOAH(4)         Port 0, 2, 3         Total of all applicable pins         -30           ZIOAH(6)         Ports A, C         Total of all applicable pins         -20           ZIOAH(6)         Ports A, C         Total of all applicable pins         -20           ZIOAH(7)         Ports A, C         Total of all applicable pins         -20           ZIOAH(9)         Ports 1, E, F         Total of all applicable pins         -20           ZIOAH(9)         Ports 1, E, F         Total of all applicable pins         -20           ZIOAH(11)         Ports 1, E, F         Total of all applicable pins         -20           ZIOAH(7)         Ports 1, 2, 3   |              |                | IOPH(3)             | P71 to P73  | Per 1 application pin.       |                     | -5   |        |                      |      |
| Total output current   SIOAH(1)   P71 to P73   Per 1 application pin.   .3   .3   .3   .3   .3   .3   .3   |              | output current | IOMH(1)             | Ports A, B, C, E, F   | · ' '                        |                     | -10  |        |                      |      |
| Total output current   DioAH(1)  |              |                | IOMH(2)             | PWM0, PWM1  | Per 1 application pin.       |                     | -15  |        |                      |      |
| Si2P0 to Si2P3   | t            |                | IOMH(3)             | P71 to P73  | Per 1 application pin.       |                     | -3   |        |                      |      |
| Si2P0 to Si2P3   | urrer        | Total          | ΣΙΟΑΗ(1)            | P71 to P73  | Total of all applicable pins |                     | -5   |        |                      |      |
| Si2P0 to Si2P3   | utput c      | *              | ΣΙΟΑΗ(2)            | · ·   | Total of all applicable pins |                     | -20  |        |                      |      |
| Si2P0 to Si2P3   | vel c        |                | ΣΙΟΑΗ(3)            | Ports 0, 2, 3   | Total of all applicable pins |                     | -30  |        |                      |      |
| Feak output current  | High le      |                | ΣΙΟΑΗ(4)            | PWM0, PWM1  | Total of all applicable pins |                     | -50  |        |                      |      |
| SIOAH(7)   Ports A, C,   PB0 to PB2   SIOAH(8)   Port F   Total of all applicable pins   -20   PB0 to PB2   SIOAH(9)   Ports 1, E   Total of all applicable pins   -20   Ports 1, E, F   Total of all applicable pins   -20   Ports 1, E, F   Total of all applicable pins   -20   Ports 1, E, F   Total of all applicable pins   -40   Ports 1, E, F   Total of all applicable pins   -20   Ports 1, E, F   |              |                | ΣΙΟΑΗ(5)            | PB0 to PB2  | Total of all applicable pins |                     | -20  |        |                      |      |
| PB0 to PB2   Total of all applicable pins   -20  |              |                | ΣΙΟΑΗ(6)            | Ports A, C  | Total of all applicable pins |                     | -20  |        |                      |      |
| ΣΙΟΑΗ(9)   Ports 1, E   Total of all applicable pins   -20   |              |                | ΣΙΟΑΗ(7)            |   | Total of all applicable pins |                     | -40  |        |                      | mA   |
| SIOAH(10)   Ports 1, E, F   Total of all applicable pins   -40   |              |                | ΣΙΟΑΗ(8)            | Port F  | Total of all applicable pins |                     | -20  |        |                      |      |
| Deak output current   Deak output current  |              |                | ΣΙΟΑΗ(9)            | Ports 1, E  | Total of all applicable pins |                     | -20  |        |                      |      |
| Peak output current   IOPL(1)   P02 to P07   Ports 1, 2, 3   Ports A, B, C, E, F   Si2P0 to Si2P3   PWM0, PWM1   IOPL(3)   Ports 7, 8, XT2   Per 1 application pin.   Per 1 application pin.   10  |              |                | ΣΙΟΑΗ(10)           | Ports 1, E, F   | Total of all applicable pins |                     |      |        |                      |      |
| Peak output current   IOPL(1)  |              |                | ΣΙΟΑΗ(11)           | PB4, PB6  | Total of all applicable pins |                     | -20  |        |                      |      |
| SI2P0 to SI2P3   | ent          | = -            | IOPL(1)             | Ports 1, 2, 3<br>Ports A, B, C, E, F<br>SI2P0 to SI2P3                | Per 1 application pin.       |                     | -    |        | 20                   |      |
| SI2P0 to SI2P3   | curr         |                | IOPL(2)             | P00, P01  | Per 1 application pin.       |                     |      |        | 30                   |      |
| SI2P0 to SI2P3   | tput         |                | IOPL(3)             | Ports 7, 8, XT2   | Per 1 application pin.       |                     |      |        | 10                   |      |
|  | Low level ou | output current | IOML(1)             | Ports 1, 2, 3<br>Ports A, B, C, E, F<br>SI2P0 to SI2P3                | Per 1 application pin.       |                     |      |        | 15                   |      |
| IOML(3) Ports 7, 8, XT2 Per 1 application pin. 7.5   |              |                | IOML(2)             | P00, P01  | Per 1 application pin.       |                     |      |        | 20                   |      |
|  |              |                | IOML(3)             | Ports 7, 8, XT2   | Per 1 application pin.       |                     |      |        | 7.5                  |      |

Note 1-1: Average output current is average of current in 100ms interval.

Continued from preceding page.

|                          | D                           | 0         | Pins/Remarks                                  | Conditions                   |                     |     | Specif | ication |      |
|--------------------------|-----------------------------|-----------|---|------------------------------|---------------------|-----|--------|---------|------|
|                          | Parameter                   | Symbol    | Pins/Remarks                                  | Conditions                   | V <sub>DD</sub> [V] | min | typ    | max     | unit |
|                          | Total output                | ΣIOAL(1)  | Port 7, XT2                                   | Total of all applicable pins |                     |     |        | 15      |      |
|                          | current                     | ΣIOAL(2)  | Port 8  | Total of all applicable pins |                     |     |        | 15      |      |
|                          |                             | ΣIOAL(3)  | Ports 7, 8, XT2                               | Total of all applicable pins |                     |     |        | 30      |      |
|                          |                             | ΣIOAL(4)  | PWM0, PWM1<br>SI2P0 to SI2P3                  | Total of all applicable pins |                     |     |        | 40      |      |
| Ħ                        |                             | ΣIOAL(5)  | Ports 0, 2, 3                                 | Total of all applicable pins |                     |     |        | 80      |      |
| Low level output current |                             | ΣIOAL(6)  | Ports 0, 2, 3<br>PWM0, PWM1<br>SI2P0 to SI2P3 | Total of all applicable pins |                     |     |        | 120     | mA   |
| vel o                    |                             | ΣIOAL(7)  | PB0 to PB2                                    | Total of all applicable pins |                     |     |        | 40      |      |
| × e                      |                             | ΣIOAL(8)  | Ports A, C                                    | Total of all applicable pins |                     |     |        | 40      |      |
| <u>ا</u>                 |                             | ΣIOAL(9)  | Ports A, C<br>PB0 to PB2                      | Total of all applicable pins |                     |     |        | 80      |      |
|                          |                             | ΣIOAL(10) | Port F  | Total of all applicable pins |                     |     |        | 40      |      |
|                          |                             | ΣIOAL(11) | Ports 1, E                                    | Total of all applicable pins |                     |     |        | 70      |      |
|                          |                             | ΣIOAL(12) | Ports 1, E, F                                 | Total of all applicable pins |                     |     |        | 110     |      |
|                          |                             | ΣIOAL(13) | PB4, PB6                                      | Total of all applicable pins |                     |     |        | 40      |      |
|                          | aximum power                | Pd max    | QIP100E(14×20)                                |                              |                     |     |        | 523     | mW   |
|                          | perating<br>mperature range | Topr      |   |                              |                     | -20 |        | 70      | °C   |
|                          | orage<br>mperature range    | Tstg      |   |                              |                     | -55 |        | 125     |      |

## 

|  |                     |  | 20 000 770 0, 7  | 35- 155-            | 1,000                      | Specific | cation          |      |
|--|---------------------|--|--|---------------------|----------------------------|----------|-----------------|------|
| Parameter  | Symbol              | Pins/Remarks   | Conditions   | V <sub>DD</sub> [V] | min                        | typ      | max             | unit |
| Operating  | V <sub>DD</sub> (1) | V <sub>DD</sub> 1=V <sub>DD</sub> 2  | 0.196µs ≤ tCYC ≤ 200µs   |                     | 4.5                        |          | 5.5             |      |
| supply voltage<br>(Note 2-1, 2-2)                        |                     | =V <sub>DD</sub> 3=V <sub>DD</sub> 4<br>=V <sub>DD</sub> VCO=V <sub>DD</sub> ODA   | 1.47μs ≤ tCYC ≤ 200μs  |                     | 2.7                        |          | 5.5             |      |
| Data-slicer Operating supply voltage                     | V <sub>DD</sub> (2) | $V_{DD}^{1=V}_{DD}^{2}$ $=V_{DD}^{3=V}_{DD}^{4}$ $=V_{DD}^{V}_{CO}^{0=V}_{DD}^{0}_{$ | 0.196μs ≤ tCYC ≤ 0.340μs   |                     | 4.75                       |          | 5.25            |      |
| Base timer Day and time counter Operating supply voltage | V <sub>DD</sub> (3) | V <sub>DD</sub> 1  | X'tal HOLD mode     Base timer clock is subclock.     FsX'tal=32.768kHz by crystal oscillation mode. |                     | 2.0                        |          | 5.5             |      |
| Memory<br>sustaining<br>supply voltage                   | VHD                 | V <sub>DD</sub> 1  | RAM and register contents in HOLD mode.  |                     | 2.0                        |          | 5.5             |      |
| High level input voltage                                 | V <sub>IH</sub> (1) | Ports 1, 2, 3, A PB6 SI2P0 to SI2P3 P71 to P73 P70 port input /interrupt side  |  | 2.7 to 5.5          | 0.3V <sub>DD</sub><br>+0.7 |          | V <sub>DD</sub> | V    |
|  | V <sub>IH</sub> (2) | Ports 0, 8<br>PB0 to PB2, PB4<br>Ports C, E, F<br>PWM0, PWM1   |  | 2.7 to 5.5          | 0.3V <sub>DD</sub><br>+0.7 |          | V <sub>DD</sub> |      |
|  | V <sub>IH</sub> (3) | P70 Watchdog timer side  |  | 2.7 to 5.5          | 0.9V <sub>DD</sub>         |          | $V_{DD}$        |      |
|  | V <sub>IH</sub> (4) | XT1, XT2, CF1, RES   |  | 2.7 to 5.5          | 0.75V <sub>DD</sub>        |          | $V_{DD}$        |      |
|  | V <sub>IH</sub> (5) | P20, P24 Small signal input side   |  | 2.7 to 5.5          | 0.75V <sub>DD</sub>        |          | V <sub>DD</sub> |      |

Note 2-1: V<sub>DD</sub> must be held greater than or equal to 4.5V in the flash ROM onboard programming mode.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued from preceding page.

| Parameter                                   | Symbol              | Pins/Remarks  | Conditions                                    |                     | Specification   |        |                             |      |  |
|---|---------------------|---|---|---------------------|-----------------|--------|-----------------------------|------|--|
| Parameter                                   | Symbol              | Pins/Remarks  | Conditions                                    | ∨ <sub>DD</sub> [∨] | min             | typ    | max                         | unit |  |
| Low level input voltage                     | V <sub>IL</sub> (1) | Ports 1, 2, 3,A PB6 SI2P0 to SI2P3 P71 to P73 P70 port input /interrupt |   | 2.7 to 5.5          | Vss             |        | 0.1V <sub>DD</sub><br>+0.4  |      |  |
|   | V <sub>IL</sub> (2) | Ports 0, 8<br>PB0 to PB2, PB4<br>Ports C, E, F<br>PWM0,PWM1             |   | 2.7 to 5.5          | V <sub>SS</sub> |        | 0.15V <sub>DD</sub><br>+0.4 | V    |  |
|   | V <sub>IL</sub> (3) | Port 70 Watchdog<br>Timer   |   | 2.7 to 5.5          | V <sub>SS</sub> |        | 0.8V <sub>DD</sub><br>-1.0  |      |  |
|   | V <sub>IL</sub> (4) | XT1, XT2, CF1,<br>RES   |   | 2.7 to 5.5          | V <sub>SS</sub> |        | 0.25V <sub>DD</sub>         |      |  |
|   | V <sub>IL</sub> (5) | P20, P24 Small signal input side  |   | 2.7 to 5.5          | V <sub>SS</sub> |        | 0.25V <sub>DD</sub>         |      |  |
| Composite                                   | VCVD(1)             | PB6(CVD)  | 2Vp-p input mode                              | 5.0                 | 1.4             | 2.0    | 2.6                         |      |  |
| video signal<br>input voltage<br>(Note 2-4) | VCVD(2)             |   | 1Vp-p input mode                              | 5.0                 | 0.7             | 1      | 1.3                         | Vp-p |  |
| Instruction                                 | tCYC                |   | Data-slicer Operating mode                    | 4.75 to 5.25        | 0.196           |        | 0.340                       |      |  |
| cycle time                                  |                     |   |   | 4.5 to 5.5          | 0.196           |        | 200                         | μs   |  |
| (Note 2-2)                                  |                     |   |   | 2.7 to 5.5          | 1.470           |        | 200                         |      |  |
| Oscillation frequency                       | FmCF(1)             | CF1, CF2  | 15MHz ceramic oscillation See Fig. 1.         | 4.5 to 5.5          |                 | 15     |                             |      |  |
| Range                                       | FmRC                |   | Internal RC oscillation                       | 2.7 to 5.5          | 0.3             | 1.0    | 2.0                         | MHz  |  |
| (Note 2-3)                                  | FmMRC               |   | Frequency variable RC oscillation             | 2.7 to 5.5          |                 | 16     |                             |      |  |
|   | FsX'tal             | XT1, XT2  | 32.768kHz crystal oscillation.<br>See Fig. 2. | 2.7 to 5.5          |                 | 32.768 |                             | kHz  |  |

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

Note 2-4: When setting DSLDACT register's bit7 = 0, bit6 = 0. See diagram 9 for external circuit.

## 

|   |                     |  | , 55   | <u> </u>                 | ~ ~~                 | Specifi            |      |      |
|---|---------------------|--|--|--------------------------|----------------------|--------------------|------|------|
| Parameter                                     | Symbol              | Pins/Remarks   | Conditions   | V <sub>DD</sub> [V]      | min                  | typ                | max  | unit |
| High level input current                      | I <sub>IH</sub> (1) | Ports 0, 1, 2<br>Ports 3, 7, 8<br>Ports A, B, C, E, F<br>SI2P0 to SI2P3<br>RES<br>PWM0, PWM1 | Output disable Pull-up resistor OFF VIN=VDD (including the off-leak current of the output Tr.) | 2.7 to 5.5               |                      |                    | 1    |      |
|   | I <sub>IH</sub> (2) | XT1, XT2   | Using as an input port V <sub>IN</sub> =V <sub>DD</sub>  | 2.7 to 5.5               |                      |                    | 1    |      |
|   | I <sub>IH</sub> (3) | CF1  | V <sub>IN</sub> =V <sub>DD</sub>   | 2.7 to 5.5               |                      |                    | 15   |      |
|   | I <sub>IH</sub> (4) | P20, P24 Small signal input side   | V <sub>IN</sub> =VBIAS+0.5<br>(VBIAS is bias voltage)  | 4.5 to 5.5               | 4.2                  | 8.5                | 15   |      |
| Low level input<br>current                    | I <sub>IL</sub> (1) | Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1                | Output disable Pull-up resistor OFF VIN=VSS (including the off-leak current of the output Tr.) | 2.7 to 5.5               | -1                   |                    |      | μА   |
|   | I <sub>IL</sub> (2) | XT1, XT2   | Using as an input port VIN=VSS   | 2.7 to 5.5               | -1                   |                    |      |      |
|   | I <sub>IL</sub> (3) | CF1  | V <sub>IN</sub> =V <sub>SS</sub>   | 2.7 to 5.5               | -15                  |                    |      |      |
|   | I <sub>IL</sub> (4) | P20, P24 Small signal input side   | V <sub>IN</sub> =V <sub>BIAS</sub> +0.5<br>(V <sub>BIAS</sub> is bias voltage)                 | 4.5 to 5.5               | -15                  | -8.5               | -4.2 |      |
| High level output                             | V <sub>OH</sub> (1) | Ports 0, 1, 2, 3   | I <sub>OH</sub> =-1.0mA  | 4.5 to 5.5               | V <sub>DD</sub> -1   |                    |      |      |
| voltage                                       | V <sub>OH</sub> (2) | Ports A, B, C, E, F<br>SI2P0 to SI2P3  | I <sub>OH</sub> =-0.4mA  | 3.0 to 5.5               | V <sub>DD</sub> -0.4 |                    |      |      |
|   | V <sub>OH</sub> (3) | Ports 71, 72, 73   | I <sub>OH</sub> =-0.4mA  | 3.0 to 5.5               | V <sub>DD</sub> -0.4 |                    |      |      |
|   | V <sub>OH</sub> (4) | PWM0, PWM1   | I <sub>OH</sub> =-10mA   | 4.5 to 5.5               | V <sub>DD</sub> -1.5 |                    |      |      |
|   | V <sub>OH</sub> (5) | P30, P31(PWM4,<br>5 output mode)   | I <sub>OH</sub> =-1.6mA  | 3.0 to 5.5               | V <sub>DD</sub> -0.4 |                    |      | V    |
| Low level output voltage                      | V <sub>OL</sub> (1) | Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1,                              | I <sub>OL</sub> =10mA<br>I <sub>OL</sub> =1.6mA  | 4.5 to 5.5<br>3.0 to 5.5 |                      |                    | 0.4  | ·    |
|   | V <sub>OL</sub> (3) | P00, P01   | I <sub>OL</sub> =30mA  | 4.5 to 5.5               |                      |                    | 1.5  |      |
|   | V <sub>OL</sub> (4) |  | I <sub>OL</sub> =5.0mA   | 3.0 to 5.5               |                      |                    | 0.4  |      |
|   | V <sub>OL</sub> (5) | Ports 7, 8, XT2  | I <sub>OL</sub> =1.6mA   | 3.0 to 5.5               |                      |                    | 0.4  |      |
| Pull-up resistation                           | Rpu(1)              | Ports 0, 1, 2, 3   | V <sub>OH</sub> =0.9V <sub>DD</sub>  | 4.5 to 5.5               | 15                   | 40                 | 70   |      |
|   | Rpu(2)              | Port 7 Ports A, C, E, F  |  | 2.7 to 5.5               | 15                   | 40                 | 150  | kΩ   |
| Hysteresis<br>Voltage                         | VHYS(1)             | RES Ports 1, 2, 3, 7, A PB6 SI2P0 to SI2P3   |  | 4.5 to 5.5               |                      | 0.1V <sub>DD</sub> |      | V    |
|   | VHYS(2)             | P20, P24 Small signal input side   |  | 4.5 to 5.5               |                      | 0.1V <sub>DD</sub> |      |      |
| Pin capacitance                               | СР                  | All pins   | For pins other than that under test: V <sub>IN</sub> =V <sub>SS</sub> f=1MHz     Ta=25°C       | 2.7 to 5.5               |                      | 10                 |      | pF   |
| Input voltage sensitivity                     | Vsen                | P20, P24 Small signal input side   |  | 4.5 to 5.5               | 0.12V <sub>DD</sub>  |                    |      | Vp-p |
| Bias Voltage                                  | VBIAS               | P20, P24 Small signal input side   |  | 5.0                      |                      | 0.5V <sub>DD</sub> |      | V    |
| Composite video signal input clamping voltage | VCLMP               | PB6(CVD)   | Pedestal voltage   | 5.0                      |                      | 1.9                |      | ٧    |

## Serial I/O Characteristics at Ta = -20 °C to +70 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$ 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

|              |              | Parameter              | Symbol     | Pins/                 | Conditions   |                     |                    | Speci | fication                |      |
|--------------|--------------|------------------------|------------|-----------------------|--|---------------------|--------------------|-------|-------------------------|------|
|              | 1            |                        | -          | Remarks               |  | V <sub>DD</sub> [V] | min                | typ   | max                     | unit |
|              |              | Frequency              | tSCK(1)    | SCK0(P12)             | • See Fig. 6.  |                     | 2                  |       |                         |      |
|              |              | Low level pulse width  | tSCKL(1)   |                       |  |                     | 1                  |       |                         |      |
|              | •            | High level pulse width | tSCKH(1)   |                       |  |                     | 1                  |       |                         |      |
|              | Input clock  |                        | tSCKHA(1a) |                       | Continuous data transmission/reception mode SIO2 is not in use simultaneous. Universal remote control transmitter is not in use simultaneous. See Fig. 6. (Note 4-1-2)           | 2.7 to 5.5          | 4                  |       |                         | tCYC |
| Serial clock |              |                        | tSCKHA(1b) |                       | Continuous data transmission/reception mode SIO2 is in use simultaneous. Universal remote control transmitter is in use simultaneous. See Fig. 6. (Note 4-1-2)                   |                     | 9                  |       |                         |      |
| Serial       |              | Frequency              | tSCK(2)    | SCK0(P12)             | CMOS output selected.     See Fig. 6.  |                     | 4/3                |       |                         |      |
|              | •            | Low level pulse idth   | tSCKL(2)   |                       |  |                     |                    | 1/2   |                         |      |
|              | •            | High level pulse idth  | tSCKH(2)   |                       |  |                     |                    | 1/2   |                         | tSCK |
|              | Output clock |                        | tSCKHA(2a) |                       | Continuous data transmission/reception mode SIO2 is not in use simultaneous. Universal remote control transmitter is not in use simultaneous. CMOS output selected. See Fig. 6.e | 2.7 to 5.5          | tSCKH(2)<br>+2tCYC |       | tSCKH(2)<br>+(10/3)tCYC | tCYC |
|              |              |                        | tSCKHA(2b) |                       | Continuous data transmission/reception mode SIO2 is in use simultaneous. Universal remote control transmitter is in use simultaneous. CMOS output selected. See Fig. 6.          |                     | tSCKH(2)<br>+2tCYC |       | tSCKH(2)<br>+(25/3)tCYC |      |
| Serial input | Da           | ta setup time          | tsDI(1)    | SI0(P11),<br>SB0(P11) | Must be specified with respect<br>to rising edge of SIOCLK     See fig. 6.   | 2.7 to 5.5          | 0.03               |       |                         | 116  |
| Seria        | Da           | ta hold Time           | thDI(1)    |                       |  | 2.7 10 3.3          | 0.03               |       |                         | μs   |

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Continued from preceding page.

| ł         | -            | Daramatar         | Cumahad | Pins/ Conditions      |  |                     | Spec | ification |                    |      |
|-----------|--------------|-------------------|---------|-----------------------|--|---------------------|------|-----------|--------------------|------|
|           | -            | Parameter         | Symbol  | Remarks               | Conditions   | V <sub>DD</sub> [V] | min  | typ       | max                | unit |
|           | clock        | Output delay time | tdDO(1) | SO0(P10),<br>SB0(P11) | Continuous data transmission/reception mode     (Note 4-1-3) |                     |      |           | (1/3)tCYC<br>+0.05 |      |
| al output | Ħ            |                   | tdDO(2) |                       | Synchronous 8-bit mode.     (Note 4-1-3)                     | 2.7 to 5.5          |      |           | 1tCYC<br>+0.05     | μs   |
| Serial    | Output clock |                   | tdDO(3) |                       | • (Note 4-1-3)   |                     |      |           | (1/3)tCYC<br>+0.05 |      |

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

## 2. SIO1 Serial I/O Characteristics (Note 4-2-1)

|               |              | Parameter              | Cumbal   | Pins/                 | Conditions  |                     |      | Spec | ification          |      |
|---------------|--------------|------------------------|----------|-----------------------|---|---------------------|------|------|--------------------|------|
|               | ,            | Parameter              | Symbol   | Remarks               | Conditions  | V <sub>DD</sub> [V] | min  | typ  | max                | uni  |
|               | ¥            | Frequency              | tSCK(3)  | SCK1(P15)             | • See Fig. 6.   |                     | 2    |      |                    |      |
|               | Input clock  | Low level pulse width  | tSCKL(3) |                       |   | 2.7 to 5.5          | 1    |      |                    |      |
| clock         | ını          | High level pulse width | tSCKH(3) | -                     |   |                     | 1    |      |                    | tCYC |
| Serial clock  | ck           | Frequency              | tSCK(4)  | SCK1(P15)             | CMOS output selected.     See Fig. 6.   |                     | 2    |      |                    |      |
|               | Output clock | Low level pulse width  | tSCKL(4) |                       |   | 2.7 to 5.5          |      | 1/2  |                    | 1001 |
|               | O            | High level pulse width | tSCKH(4) |                       |   |                     |      | 1/2  |                    | tSCK |
| input         | Da           | ta setup time          | tsDI(2)  | SI1(P14),<br>SB1(P14) | Must be specified with respect to rising edge of SIOCLK     See fig. 6.   |                     | 0.03 |      |                    |      |
| Serial input  | Da           | ta hold time           | thDI(2)  |                       | -   | 2.7 to 5.5          | 0.03 |      |                    |      |
| Serial output | Οι           | itput delay time       | tdDO(4)  | SO1(P13),<br>SB1(P14) | Must be specified with respect to falling edge of SIOCLK     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 6. | 2.7 to 5.5          |      |      | (1/3)tCYC<br>+0.05 | μs   |

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

## 3. SIO2 Serial I/O Characteristics (Note 4-3-1)

|               |              | Parameter                        | Symbol     | Pins/                     | Conditions   |                     |                            | Spec | ification                   |       |
|---------------|--------------|----------------------------------|------------|---------------------------|--|---------------------|----------------------------|------|-----------------------------|-------|
|               |              | arannelei                        |            | Remarks                   |  | V <sub>DD</sub> [V] | min                        | typ  | max                         | unit  |
|               |              | Frequency  Low level pulse width | tSCK(5)    | SCK2<br>(SI2P2)           | • See Fig. 6.  |                     | 1                          |      |                             |       |
|               |              | High level Pulse width           | tSCKH(5)   |                           |  |                     | 1                          |      |                             |       |
|               | Input clock  |                                  | tSCKHA(5a) |                           | Continuous data transmission/reception mode of SIO0 is not in use simultaneous.  Universal remote control transmitter is not in use simultaneous.  See Fig. 6.  (Note 4-3-2)       | 2.7to 5.5           | 4                          |      |                             | tCYC  |
| Serial clock  |              |                                  | tSCKHA(5b) |                           | Continuous data transmission/reception mode of SIO0 is in use simultaneous.  Universal remote control transmitter is in use simultaneous.  See Fig. 6.  (Note 4-3-2)               |                     | 10                         |      |                             |       |
| Seria         |              | Frequency                        | tSCK(6)    | SCK2                      | CMOS output selected.  |                     | 4/3                        |      |                             |       |
| 0,            |              | Low level pulse width            | tSCKL(6)   | (SI2P2),<br>SCK2O         | • See Fig. 6.  |                     |                            | tSCK |                             |       |
|               |              | High level pulse width           | tSCKH(6)   | (SI2P3)                   |  |                     |                            | 1/2  |                             |       |
|               | Output clock |                                  | tSCKHA(6a) |                           | Continuous data transmission/reception mode of SIO0 is not in use simultaneous. Universal remote control transmitter is not in use simultaneous. CMOS output selected. See Fig. 6. | 2.7 to 5.5          | tSCKH(6)<br>+(5/3)<br>tCYC |      | tSCKH(6)<br>+(10/3)<br>tCYC | 101/0 |
|               |              |                                  | tSCKHA(6b) |                           | Continuous data transmission/reception mode of SIO0 is in use simultaneous.  Universal remote control transmitter is in use simultaneous.  CMOS output elected.  See Fig. 6.       |                     | tSCKH(6)<br>+(5/3)<br>tCYC |      | tSCKH(6)<br>+(28/3)<br>tCYC | tCYC  |
| input         | Da           | ta setup time                    | tsDI(3)    | SI2(SI2P1),<br>SB2(SI2P1) | Must be specified with respect to rising edge of SIOCLK     See fig. 6.  | 0.71.55             | 0.03                       |      |                             |       |
| Serial input  | Da           | ta hold time                     | thDI(3)    |                           |  | 2.7 to 5.5          | 0.03                       |      |                             |       |
| Serial output | Ou           | tput delay time                  | tdDO(5)    | SO2(SI2P0)<br>SB2(SI2P1)  | Must be specified with respect to falling edge of SIOCLK     Must be specified as the time to the beginning of output state change in open drain output mode.     See Fig. 6.      | 2.7 to 5.5          |                            |      | (1/3)tCYC<br>+0.05          | μѕ    |

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input , a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

## 4. SIO7, SIO8 Serial I/O Characteristics (Note 4-4-1)

|               |              | Parameter              | Cumbal    | Pins/   | Conditions  |                     |      | Speci | fication           |      |  |
|---------------|--------------|------------------------|-----------|---|---|---------------------|------|-------|--------------------|------|--|
|               | ,            | Parameter              | Symbol    | Remarks   | Conditions  | V <sub>DD</sub> [V] | min  | typ   | max                | uni  |  |
|               | 송            | Frequency              | tSCK(7)   | SCK7(PA2),<br>SCK8(PA5)                         | • See Fig. 6.<br>• (Note 4-4-2)   |                     | 2    |       |                    |      |  |
|               | Input clock  | Low level pulse width  | tSCKL(7)  |   |   | 2.7 to 5.5          | 1    |       |                    | tCYC |  |
| 쑹             | n            | High level pulse width | tSCKH(7)  |   |   |                     | 1    |       |                    | ICTC |  |
| Serial clock  |              | Frequency              | tSCK(8)   | SCK7(PA2),<br>SCK8(PA5)                         | CMOS output selected.     See Fig. 6.   |                     | 4/3  |       |                    |      |  |
| Š             | Output clock | Low level pulse width  | tSCKL(8)  |   |   | 2.7 to 5.5          |      | 1/2   |                    |      |  |
|               | Outpu        | High level pulse width | tSCKH(8)  |   |   | 2.7 10 5.5          |      | 1/2   |                    | tSCK |  |
|               |              |                        | tSCKHA(8) |   |   |                     |      |       | 1.5                |      |  |
| Serial input  | Da           | ta setup time          | tsDI(4)   | SI7(PA1),<br>SB7(PA1),<br>SI8(PA4),             | Must be specified with respect<br>to rising edge of SIOCLK     See fig. 6.  | 0.74- 5.5           | 0.03 |       |                    |      |  |
| Serial        | Da           | ta hold time           | thDI(4)   | SB8(PA4)  |   | 2.7 to 5.5          | 0.03 |       |                    |      |  |
| Serial output | Input clock  | Output delay time      | tdDO(6)   | SO7(PA0),<br>SB7(PA1),<br>SO8(PA3),<br>SB8(PA4) | Must be specified with respect to falling edge of SIOCLK     Must be specified as the time to the beginning of output state change in open drain output | 27+055              |      |       | 1tCYC<br>+0.05     | μs   |  |
| Serial        | Output clock |                        | tdDO(7)   |   | mode. • See Fig. 6.   | 2.7 to 5.5          |      |       | (1/3)tCYC<br>+0.05 |      |  |

Note 4-4-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-4-2: When starting transmission/reception of SIO7(SIO8) using serial-clock-input, a time from SI7RUN(SI8RUN) being set when serial clock is "H" to the first negative edge of the serial clock must be longer than 1tCYC.

## Pulse Input Conditions at Ta = -20 °C to +70 °C, $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$

| Parameter                     | Cumbal             | Pins/Remarks   | Conditions  |                     |     | Specif | ication |      |
|-------------------------------|--------------------|--|---|---------------------|-----|--------|---------|------|
| Parameter                     | Symbol             | Pins/Remarks   | Conditions  | V <sub>DD</sub> [V] | min | typ    | max     | unit |
| High/low level<br>pulse width | tPIH(1)<br>tPIL(1) | INT0(P70),<br>INT1(P71),<br>INT2(P72)<br>INT4(P20 to P23),<br>INT5(P24 to P27),<br>INT6(P20),<br>INT7(P24) | Interrupt source flag can be set.     Event inputs for timer 0 or 1 are enabled.                  | 2.7 to 5.5          | 1   |        |         |      |
|                               | tPIH(2)<br>tPIL(2) | INT3(P73) when noise filter time constant is 1/1.  | <ul><li>Interrupt source flag can be set.</li><li>Event inputs for timer 0 are enabled.</li></ul> | 2.7 to 5.5          | 2   |        |         | tCYC |
|                               | tPIH(3)<br>tPIL(3) | INT3(P73)<br>(The noise rejection<br>clock is selected to<br>1/32.)  | Interrupt source flag can be set.     Event inputs for timer 0 are enabled.                       | 2.7 to 5.5          | 64  |        |         | TOYC |
|                               | tPIH(4)<br>tPIL(4) | INT3(P73)<br>(The noise rejection<br>clock is selected to<br>1/128.)                                       | Interrupt source flag can be set.     Event inputs for timer 0 are enabled.                       | 2.7 to 5.5          | 256 |        |         |      |
|                               | tPIH(5)<br>tPIL(5) | HCTR(P22)<br>CSYNC(PB6)  | Count clock inputs for H-counter are enabled.   | 2.7 to 5.5          | 1   |        |         |      |
|                               | tPIL(6)            | RES  | Reset acceptable  | 2.7 to 5.5          | 200 |        |         | μs   |

## **AD Converter Characteristics** at $Ta = -20^{\circ}C$ to $+70^{\circ}C$ , $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$

| Parameter                  | Symbol | Pins/Remarks                           | Conditions   |                     |                             | Specifi | cation                     |      |
|----------------------------|--------|--|--|---------------------|-----------------------------|---------|----------------------------|------|
| Parameter                  | Symbol | FIIIS/Remarks                          | Conditions   | V <sub>DD</sub> [V] | min                         | typ     | max                        | unit |
| Resolution                 | N      | AN0(P80)                               |  | 3.0 to 5.5          |                             | 8       |                            | bit  |
| Absolute precision         | ET     | to AN7(P87),<br>AN8(PC1),              | (Note 6-1)   | 3.0 to 5.5          |                             |         | ±1.5                       | LSB  |
| Conversion time            | TCAD   | AN9(PC2),<br>AN10(PC3),<br>AN11(PC4),  | AD conversion time=32 × tCYC (when ADCR2=0) (Note 6-2) | 4.5 to 5.5          | 12.54<br>(tCYC=<br>0.396μs) |         | 97.92<br>(tCYC=<br>3.06μs) |      |
|                            |        | AN12(PE0),<br>AN13(PE1),<br>AN14(PE2), |  | 3.0 to 5.5          | 47.04<br>(tCYC=<br>1.47µs)  |         | 97.92<br>(tCYC=<br>3.06μs) | μs   |
|                            |        | AN15(PE3)                              | AD conversion time=64 x tCYC (when ADCR2=1) (Note 6-2) | 4.5 to 5.5          | 12.54<br>(tCYC=<br>0.198µs) |         | 97.92<br>(tCYC=<br>1.53μs) |      |
| Analog input voltage range | VAIN   |  |  | 3.0 to 5.5          | V <sub>SS</sub>             |         | $V_{DD}$                   | V    |
| Analog port                | IAINH  |  | VAIN=V <sub>DD</sub>                                   | 3.0 to 5.5          |                             |         | 1                          |      |
| input current              | IAINL  |  | VAIN=V <sub>SS</sub>                                   | 3.0 to 5.5          | -1                          |         |                            | μΑ   |

Note 6-1: The quantization error ( $\pm 1/2$  LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

## **Consumption Current Characteristics**

at Ta = -20 °C to +70 °C,  $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$ 

| Parameter   | Symbol   | Pins/   | Conditions   |                     |     | Specific | cation |      |
|---|----------|---|--|---------------------|-----|----------|--------|------|
| 1 arameter  | Symbol   | Remarks   | Conditions   | V <sub>DD</sub> [V] | min | typ      | max    | unit |
| Normal mode<br>consumption<br>current<br>(Note 7-1) | IDDOP(1) | V <sub>DD</sub> 1<br>=V <sub>DD</sub> 2<br>=V <sub>DD</sub> 3<br>=V <sub>DD</sub> 4<br>=V <sub>DD</sub> ODA<br>=V <sub>DD</sub> VCO | FmCF=15MHz ceramic oscillation mode FsX'tal=32.768kHz by crystal oscillation mode System clock set to 15MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. Slicer PLL is in running. | 4.75 to 5.25        |     | 17       | 38     |      |
|   | IDDOP(2) |   | FmCF=15MHz ceramic oscillation mode FsX'tal=32.768kHz by crystal oscillation mode System clock set to 15MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio.                           | 4.5 to 5.5          |     | 10       | 24     | mA   |
|   | IDDOP(3) |   | FmCF=0Hz(oscillation stopped) FsX'tal=32.768kHz by crystal oscillation mode  | 4.5 to 5.5          |     | 0.7      | 4.5    |      |
|   | IDDOP(4) |   | System clock set to internal RC oscillation     frequency variable RC oscillation stopped     1/2 frequency division ratio.  | 2.7 to 4.5          |     | 0.4      | 3      |      |
|   | IDDOP(5) |   | FmCF=0Hz(oscillation stopped)  FsX'tal=32.768kHz by crystal oscillation mode.  System clock set to 1MHz with frequency.  | 4.5 to 5.5          |     | 1.3      | 6      |      |
|   | IDDOP(6) |   | System clock set to 1MHz with frequency variable RC oscillation     Internal RC oscillation stopped     1/2 frequency division ratio.  | 2.7 to 4.5          |     | 0.8      | 4.5    |      |
|   | IDDOP(7) |   | FmCF=0Hz(oscillation stopped)  FsX'tal=32.768kHz by crystal oscillation mode.  | 4.5 to 5.5          |     | 40       | 120    |      |
|   | IDDOP(8) |   | System clock set to 32.768kHz side.     Internal RC oscillation stopped     frequency variable RC oscillation stopped     1/2 frequency division ratio.  | 2.7 to 4.5          |     | 18       | 80     | μА   |

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

Continued from preceding page.

| Parameter   | Symbol     | Pins/   | Conditions   |                     |     | Specific | cation |      |
|---|------------|---|--|---------------------|-----|----------|--------|------|
| T drameter  | Cymbol     | Remarks   | Conditions   | V <sub>DD</sub> [V] | min | typ      | max    | unit |
| HALT mode<br>consumption<br>current<br>(Note 7-1) | IDDHALT(1) | V <sub>DD</sub> 1<br>=V <sub>DD</sub> 2<br>=V <sub>DD</sub> 3<br>=V <sub>DD</sub> 4<br>=V <sub>DD</sub> VCO<br>=V <sub>DD</sub> ODA | HALT mode FmCF=15MHz ceramic oscillation mode FsX'tal=32.768kHz by crystal oscillation mode System clock set to 15MHz side Internal RC oscillation stopped frequency variable RC oscillation stopped 1/1 frequency division ratio. | 4.5 to 5.5          |     | 5        | 10     |      |
|   | IDDHALT(2) |   | HALT mode     FmCF=0Hz(oscillation stopped)     FsX'tal=32.768kHz by crystal   | 4.5 to 5.5          |     | 0.4      | 1.5    |      |
|   | IDDHALT(3) |   | <ul> <li>oscillation mode</li> <li>System clock set to internal RC oscillation</li> <li>frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul>  | 2.7 to 4.5          |     | 0.2      | 1      | mA   |
|   | IDDHALT(4) |   | HALT mode FmCF=0Hz(oscillation stopped) FsX'tal=32.768kHz by crystal oscillation mode.   | 4.5 to 5.5          |     | 1.0      | 4.5    |      |
|   | IDDHALT(5) |   | <ul> <li>System clock set to 1MHz with<br/>frequency variable RC oscillation</li> <li>Internal RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul>  | 2.7 to 4.5          |     | 0.6      | 3.5    |      |
|   | IDDHALT(6) |   | HALT mode FmCF=0Hz(oscillation stopped) FsX'tal=32.768kHz by crystal oscillation mode.   | 4.5 to 5.5          |     | 25       | 70     |      |
|   | IDDHALT(7) |   | <ul> <li>System clock set to 32.768kHz side.</li> <li>Internal RC oscillation stopped</li> <li>frequency variable RC oscillation stopped</li> <li>1/2 frequency division ratio.</li> </ul>   | 2.7 to 4.5          |     | 10       | 50     | μA   |
| Current drain                                     | IDDHOLD(1) | V <sub>DD</sub> 1   | HOLD mode  | 4.5 to 5.5          |     | 0.085    | 20     |      |
| during HOLD<br>mode                               | IDDHOLD(2) |   | CF1=V <sub>DD</sub> or open (External clock mode)  | 2.7 to 4.5          |     | 0.02     | 15     |      |
| Current drain during time-                        | IDDHOLD(3) | V <sub>DD</sub> 1   | Timer HOLD mode CF1=VDD or open (External clock mode)  | 4.5 to 5.5          |     | 21       | 60     |      |
| base clock<br>HOLD mode                           | IDDHOLD(4) |   | FsX'tal=32.768kHz by crystal oscillation mode  | 2.7 to 4.5          |     | 7        | 40     |      |

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

## **F-ROM Write Characteristics** at $Ta = +10^{\circ}C$ to $+55^{\circ}C$ , $V_SS1 = V_SS2 = V_SS3 = V_SS4 = V_SSVCO = 0V$

| Danamatan                   | Coursels at | Pins/             | Constitution o  |                     | Specification |     |     | า    |  |
|-----------------------------|-------------|-------------------|---|---------------------|---------------|-----|-----|------|--|
| Parameter                   | Symbol      | Remarks           | Conditions  | V <sub>DD</sub> [V] | min           | typ | max | unit |  |
| Onboard programming current | IDDFW(1)    | V <sub>DD</sub> 1 | 128-byte programming     Erasing current including  | 4.5 to 5.5          |               | 25  | 40  | mA   |  |
| Programming time            | tFW(1)      |                   | <ul><li>128-byte programming</li><li>Erasing current including</li><li>Time for setting up 128 byte data is excluded.</li></ul> | 4.5 to 5.5          |               | 25  | 35  | ms   |  |

## **UART(Full Duplex) Operating Conditions**

at  $Ta = -20^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$ 


| Parameter  | Cumb of  | Dina/Damarka            | Conditions |                     |      | Specif | ication | tion |  |
|------------|----------|-------------------------|------------|---------------------|------|--------|---------|------|--|
| Parameter  | Symbol   | Pins/Remarks Conditions |            | V <sub>DD</sub> [V] | min  | typ    | max     | unit |  |
| Clock rate | UBR,UBR2 | UTX1(P32),              |            |                     |      |        |         |      |  |
|            |          | URX1(P33),              |            | 2.7 to 5.5          | 16/3 |        | 8192/3  | tCYC |  |
|            |          | UTX2(P34),              |            | 2.7 10 5.5          | 16/3 |        | 0192/3  | ICYC |  |
|            |          | URX2(P35)               |            |                     |      |        |         |      |  |

Data length: 7,8,and 9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: Non

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)



## **Automatic transmission output characteristics**

at  $Ta = -20^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{SS}1 = V_{SS}2 = V_{SS}3 = V_{SS}4 = V_{SS}VCO = 0V$ 

|               | -            |                        | O. mah al   | Pins/      | O and distance  |                     |                | Specif | fication       |      |
|---------------|--------------|------------------------|-------------|------------|---|---------------------|----------------|--------|----------------|------|
|               | Pa           | arameter               | Symbol      | Remarks    | Conditions  | V <sub>DD</sub> [V] | min            | typ    | max            | unit |
|               |              | Frequency              | tSCK(9)     | SCK7(PA2), | See fig. 8.<br>• (Note10-1)   |                     | 4              |        |                |      |
|               |              | Low level pulse width  | tSCKL(9)    |            |   |                     | 2              |        |                |      |
|               |              |                        | tSCKLA(9)   |            |   |                     | 2              |        |                |      |
|               | Input clock  | High level pulse width | tSCKH(9)    |            |   |                     | 2              |        |                |      |
|               | put          |                        | tSCKHA(9)   |            |   | 4.5 to 5.5          | 2              |        |                | tCYC |
| Serial clock  | ı            |                        | tBLKSEP(9a) |            | See fig. 8. • Transfer continuous data blocks • (Note10-1)  |                     | 4              |        |                | 1010 |
| Ser           |              |                        | tBLKSEP(9b) |            | See fig. 8. • Transfer continuous data blocks with skipping S-number of data blocks • (Note10-1)  |                     | 4+<br>(2/3) •S |        |                |      |
|               | ×            | Frequency              | tSCK(10)    | SCK7(PA2), | • CMOS output selected • See fig. 8.  |                     | 26/3           |        |                |      |
|               | Output clock | Low level              | tSCKL(10)   |            | • (Note10-1)  |                     |                | 1/2    |                |      |
|               | ıtput        | pulse width            | tSCKLA(10)  |            |   | 4.5 to 5.5          |                | 1/2    |                | tSCK |
|               | õ            | High level             | tSCKH(10)   |            |   |                     |                | 1/2    |                | ISCK |
|               |              | pulse width            | tSCKHA(10)  |            |   |                     |                | 1.5    |                |      |
| Serial output | Ou<br>tim    | itput delay<br>ne      | tdDO(8)     | SB7(PA1)   | <ul> <li>Must be specified with respect to falling edge of SIOCLK</li> <li>Must be specified as the time to the beginning of output state change in open drain output mode.</li> <li>See fig. 8.</li> </ul> | 4.5 to 5.5          |                |        | 1tCYC<br>+0.05 | μs   |

Note10-1: When starting transmission, a time from ECST begin set when serial clock is "H" to the first negative edge of serial clock must be longer than the following.


 $(4 + (2/3) \cdot S) \cdot tCYC$ 

S: Skipping number of data block when starting transmission.

## V<sub>DD</sub>1, V<sub>S</sub>S1 Terminal condition

It is necessary to place capacitors between V<sub>DD</sub>1 and V<sub>SS</sub>1 as describe below.


- Place capacitors as close to VDD1 and VSS1 as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L1 = L1', L2 = L2').
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- Capacitance of C2 must be more than 0.05µF.
- Use thicker pattern for VDD1 and VSS1.



## **VDDVCO, VSSVCO Terminal condition**

It is necessary to place capacitors between VDDVCO and VSSVCO as describe below.

- Place capacitors as close to VDDVCO and VSSVCO as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal (L3 = L3', L4 = L4').
- Place high capacitance capacitor C3 and low capacitance capacitor C4 in parallel.
- Capacitance of C4 must be more than 0.05μF.
- ullet Use thicker pattern for  $V_{\mbox{DD}}VCO$  and  $V_{\mbox{SS}}VCO$ .



## Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

| Nominal   | Vendor<br>Name | Oscillator Name | Circuit Constant |            |            | Operating<br>Voltage | Oscillation Stabilization Time |             | De se este                  |
|-----------|----------------|-----------------|------------------|------------|------------|----------------------|--------------------------------|-------------|-----------------------------|
| Frequency |                |                 | C1<br>[pF]       | C2<br>[pF] | Rd1<br>[Ω] | Range<br>[V]         | typ<br>[ms]                    | max<br>[ms] | Remarks                     |
| 15MHz     | MURATA         | CSTCE15M0V53-R0 | (15)             | (15)       | 470        | 3.0 to 5.5           | 0.1                            | 0.5         | Internal C1, C2<br>SMD-type |

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in following cases (see Figure 4).

- The time interval that is required for the oscillation to get stabilized after V<sub>DD</sub> goes above the operating voltage lower limit
- The time interval that is required for the oscillation to get stabilized after the instruction for starting the mainclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the HOLD mode is reset and oscillation is started.
- The time interval that is required for the oscillation to get stabilized after the X'tal Hold mode, under the state which the CFSTOP (bit 0 of the OCR register) = 0, is reset and oscillation is started.

## **Characteristics of a Sample Subsystem Clock Oscillator Circuit**

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYOdesignated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

| Nominal<br>Frequency | Vendor Name | Oscillator | Circuit Constant |            |            |            | Operating<br>Voltage | Oscillation Stabilization Time |            |                              |
|----------------------|-------------|------------|------------------|------------|------------|------------|----------------------|--------------------------------|------------|------------------------------|
|                      |             | Name       | C3<br>[pF]       | C4<br>[pF] | Rf1<br>[Ω] | Rd2<br>[Ω] | Range<br>[V]         | typ<br>[s]                     | max<br>[s] | Remarks                      |
| 32.768kHz            | EPSON       | MC-306     | 18               | 18         | OPEN       | 560k       | 2.2 to 5.5           | 1.3                            | 3.0        | Applicable CL value = 12.5pF |
|                      | TOYOCOM     |            |                  |            |            |            |                      |                                |            | SMD-type                     |

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized in following cases (see Figure 4).

- The time interval that is required for the oscillation to get stabilized after V<sub>DD</sub> goes above the operating voltage lower limit.
- The time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed.
- The time interval that is required for the oscillation to get stabilized after the Hold mode, under the state which the EXTOSC (bit 6 of the OCR register) = 1, is reset and oscillation is started.
- The time interval that is required for the oscillation to get stabilized after the Hold mode, under the state which the DMSRUN (bit 7 of the DMSCNT register) = 1, is reset and oscillation is started.

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 Ceramic Oscillation Circuit

Figure 2 Crystal Oscillation Circuit






Figure 3 AC Timing Point




Reset Time and Oscillation Stabilization Time



**HOLD Reset Signal and Oscillation Stabilization Time** 

Figure 4 Oscillation Stabilization Time



## Note:

Select  $C_{RES}$  and  $R_{RES}$  value to assure that at least 200 $\mu$ s reset time is generated after the  $V_{DD}$  becomes higher than the minimum operating voltage.




Figure 6 Serial I/O Waveforms




Figure 7 Pulse Input Timing Condition




Figure 8 Automatic Transmission Output Waveforms

Table 3 Cfcvd constants

|                 | Cfcvd |  |  |  |
|-----------------|-------|--|--|--|
| VPS/PDC/PAL-WSS |       |  |  |  |
| Antiope         | OPEN  |  |  |  |
| EPG-J           |       |  |  |  |
| VBID            |       |  |  |  |
| XDS-1X          | 920mF |  |  |  |
| XDS-2X          | 820pF |  |  |  |




Figure 9 Recommended CVD Circuit




Figure 10 Recommended FILTSLC Circuit

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of January, 2007. Specifications and information herein are subject to change without notice.