

Features

- High speed
 - $t_{AA} = 8 \text{ ns}$
- Low active power
 - 1080 mW (max.)
- Operating voltages of $3.3 \pm 0.3\text{V}$
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ features
- Available in non Pb-free 119-ball PBGA package

Functional Description

The CY7C1062AV33 is a high-performance CMOS Static RAM organized as 524,288 words by 32 bits.

Writing to the device is accomplished by enabling the chip ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW) and forcing the Write Enable (WE) input LOW. If Byte Enable A (B_A) is LOW, then data from I/O


pins (I/O_0 through I/O_7), is written into the location specified on the address pins (A_0 through A_{18}). If Byte Enable B (B_B) is LOW, then data from I/O pins (I/O_8 through I/O_{15}) is written into the location specified on the address pins (A_0 through A_{18}). Likewise, B_C and B_D correspond with the I/O pins I/O_{16} to I/O_{23} and I/O_{24} to I/O_{31} , respectively.

Reading from the device is accomplished by enabling the chip ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW) while forcing the Output Enable (OE) LOW and Write Enable (WE) HIGH. If the first Byte Enable (B_A) is LOW, then data from the memory location specified by the address pins will appear on I/O_0 to I/O_7 . If Byte Enable B (B_B) is LOW, then data from memory will appear on I/O_8 to I/O_{15} . Similarly, B_C and B_D correspond to the third and fourth bytes. See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O_0 through I/O_{31}) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ or $\overline{\text{CE}}_3$ HIGH), the outputs are disabled (OE HIGH), the byte selects are disabled (B_{A-D} HIGH), or during a write operation ($\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW, and WE LOW).

The CY7C1062AV33 is available in a 119-ball pitch ball grid array (PBGA) package.

Logic Block Diagram



Selection Guide

		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	Com'l	300	275	260	mA
	Ind'l	300	275	260	
Maximum CMOS Standby Current	Com'l/Ind'l	50	50	50	mA

Pin Configurations^[1, 2]
**119-ball PBGA
(Top View)**

	1	2	3	4	5	6	7
A	I/O ₁₆	A	A	A	A	A	I/O ₀
B	I/O ₁₇	A	A	\overline{CE}_1	A	A	I/O ₁
C	I/O ₁₈	\overline{B}_c	\overline{CE}_2	NC	\overline{CE}_3	\overline{B}_a	I/O ₂
D	I/O ₁₉	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₃
E	I/O ₂₀	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₄
F	I/O ₂₁	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₅
G	I/O ₂₂	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₆
H	I/O ₂₃	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₇
J	NC	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	DNU
K	I/O ₂₄	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₈
L	I/O ₂₅	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₉
M	I/O ₂₆	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₁₀
N	I/O ₂₇	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₁₁
P	I/O ₂₈	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₁₂
R	I/O ₂₉	A	B_d	NC	B_b	A	I/O ₁₃
T	I/O ₃₀	A	A	\overline{WE}	A	A	I/O ₁₄
U	I/O ₃₁	A	A	\overline{OE}	A	A	I/O ₁₅

Notes:

1. NC pins are not connected on the die.
2. DNU pins have to be left floating or tied to VSS to ensure proper application.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied -55°C to $+125^{\circ}\text{C}$

Supply Voltage on V_{CC} to Relative GND^[3] -0.5V to $+4.6\text{V}$

DC Voltage Applied to Outputs
in High-Z State^[3] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage^[3] -0.5V to $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) 20 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$3.3\text{V} \pm 0.3\text{V}$
Industrial	-40°C to $+85^{\circ}\text{C}$	



DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-8		-10		-12		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OH}} = -4.0\text{ mA}$	2.4		2.4		2.4		V
V_{OL}	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$, $I_{\text{OL}} = 8.0\text{ mA}$		0.4		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	2.0	$V_{\text{CC}} + 0.3$	V
V_{IL}	Input LOW Voltage ^[3]		-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I_{IX}	Input Leakage Current	$\text{GND} \leq V_{\text{I}} \leq V_{\text{CC}}$	-1	+1	-1	+1	-1	+1	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}$, Output Disabled	-1	+1	-1	+1	-1	+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{\text{CC}} = \text{Max.}$, $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Com'l	300	275	260	mA	mA	mA
				300					
I_{SB1}	Automatic CE Power-down Current — TTL Inputs	Max. V_{CC} , $\overline{\text{CE}} \geq V_{\text{IH}}$ $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$, $f = f_{\text{MAX}}$		70		70		70	mA
I_{SB2}	Automatic CE Power-down Current — CMOS Inputs	Max. V_{CC} , $\overline{\text{CE}} \geq V_{\text{CC}} - 0.3\text{V}$, $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$, or $V_{\text{IN}} \leq 0.3\text{V}$, $f = 0$	Com'l/ Ind'l	50		50		50	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$, $V_{\text{CC}} = 3.3\text{V}$	8	pF
C_{OUT}	I/O Capacitance		10	pF

AC Test Loads and Waveforms^[5]



Notes:


3. V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.

4. Tested initially and after any design or process changes that may affect these parameters.

5. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V_{DD} (3.0V). As soon as 1 ms (T_{power}) after reaching the minimum operating V_{DD} , normal SRAM operation can begin including reduction in V_{DD} to the data retention (V_{CCDR} , 2.0V) voltage.

AC Switching Characteristics Over the Operating Range^[6]


Parameter	Description	-8		-10		-12		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t_{power}	V_{CC} (typical) to the first access ^[7]	1		1		1		ms
t_{RC}	Read Cycle Time	8		10		12		ns
t_{AA}	Address to Data Valid		8		10		12	ns
t_{OHA}	Data Hold from Address Change	3		3		3		ns
t_{ACE}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ LOW to Data Valid		8		10		12	ns
t_{DOE}	$\overline{\text{OE}}$ LOW to Data Valid		5		5		6	ns
t_{LZOE}	$\overline{\text{OE}}$ LOW to Low-Z ^[8]	1		1		1		ns
t_{HZOE}	$\overline{\text{OE}}$ HIGH to High-Z ^[8]		5		5		6	ns
t_{LZCE}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ LOW to Low-Z ^[8]	3		3		3		ns
t_{HZCE}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ HIGH to High-Z ^[8]		5		5		6	ns
t_{PU}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ LOW to Power-up ^[9]	0		0		0		ns
t_{PD}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ HIGH to Power-down ^[9]		8		10		12	ns
t_{DBE}	Byte Enable to Data Valid		5		5		6	ns
t_{LZBE}	Byte Enable to Low-Z ^[8]	1		1		1		ns
t_{HZBE}	Byte Disable to High-Z ^[8]		5		5		6	ns
Write Cycle ^[10, 11]								
t_{WC}	Write Cycle Time	8		10		12		ns
t_{SCE}	$\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ LOW to Write End	6		7		8		ns
t_{AW}	Address Set-up to Write End	6		7		8		ns
t_{HA}	Address Hold from Write End	0		0		0		ns
t_{SA}	Address Set-up to Write Start	0		0		0		ns
t_{PWE}	$\overline{\text{WE}}$ Pulse Width	6		7		8		ns
t_{SD}	Data Set-up to Write End	5		5.5		6		ns
t_{HD}	Data Hold from Write End	0		0		0		ns
t_{LZWE}	$\overline{\text{WE}}$ HIGH to Low-Z ^[8]	3		3		3		ns
t_{HZWE}	$\overline{\text{WE}}$ LOW to High-Z ^[8]		5		5		6	ns
t_{BW}	Byte Enable to End of Write	6		7		8		ns

Data Retention Waveform

Notes:


6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified $I_{\text{OL}}/I_{\text{OH}}$ and transmission line loads. Test conditions for the read cycle use output loading as shown in (a) of AC Test Loads, unless specified otherwise.
7. This part has a voltage regulator that steps down the voltage from 3V to 2V internally. t_{power} time has to be provided initially before a read/write operation is started.
8. t_{HZOE} , t_{HZCE} , t_{HZWE} , t_{HZBE} , and t_{LZOE} , t_{LZCE} , t_{LZWE} , and t_{LZBE} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
9. These parameters are guaranteed by design and are not tested.
10. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}_1$ LOW, $\overline{\text{CE}}_2$ HIGH, $\overline{\text{CE}}_3$ LOW, and $\overline{\text{WE}}$ LOW. The chip enables must be active and $\overline{\text{WE}}$ must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Read Cycle No. 1^[12, 13]





Read Cycle No. 2 (\overline{OE} Controlled)^[13, 14]



Notes:


- 12. Device is continuously selected. $\overline{OE}, \overline{CE}, \overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D = V_{IL}$.
- 13. WE is HIGH for read cycle.
- 14. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[15, 16, 17]

Write Cycle No. 2 ($\overline{\text{BLE}}$ or $\overline{\text{BHE}}$ Controlled)^[15, 16, 17]

Notes:

15. $\overline{\text{CE}}$ indicates a combination of all three chip enables. When ACTIVE LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ are LOW.
16. Data I/O is high-impedance if $\overline{\text{OE}}$ or $\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D = V_{IH}$.
17. If $\overline{\text{CE}}$ goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

 Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)

Truth Table


$\overline{\text{CE}}_1$	$\overline{\text{CE}}_2$	$\overline{\text{CE}}_3$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	$\overline{\text{B}}_A$	$\overline{\text{B}}_B$	$\overline{\text{B}}_C$	$\overline{\text{B}}_D$	$\text{I/O}_0 - \text{I/O}_7$	$\text{I/O}_8 - \text{I/O}_{15}$	$\text{I/O}_{16} - \text{I/O}_{23}$	$\text{I/O}_{24} - \text{I/O}_{31}$	Mode	Power
H	X	X	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Power Down	(I _{SB})
X	H	X	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Power Down	(I _{SB})
X	X	H	X	X	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Power Down	(I _{SB})
L	L	L	L	H	L	L	L	L	Data Out	Data Out	Data Out	Data Out	Read All Bits	(I _{CC})
L	L	L	L	H	L	H	H	H	Data Out	High-Z	High-Z	High-Z	Read Byte A Bits Only	(I _{CC})
L	L	L	L	H	H	L	H	H	High-Z	Data Out	High-Z	High-Z	Read Byte B Bits Only	(I _{CC})
L	L	L	L	H	H	H	L	H	High-Z	High-Z	Data Out	High-Z	Read Byte C Bits Only	(I _{CC})
L	L	L	L	H	H	H	H	L	High-Z	High-Z	High-Z	Data Out	Read Byte D Bits Only	(I _{CC})
L	L	L	X	L	L	L	L	L	Data In	Data In	Data In	Data In	Write All Bits	(I _{CC})
L	L	L	X	L	L	H	H	H	Data In	High-Z	High-Z	High-Z	Write Byte A Bits Only	(I _{CC})
L	L	L	X	L	H	L	H	H	High-Z	Data In	High-Z	High-Z	Write Byte B Bits Only	(I _{CC})
L	L	L	X	L	H	H	H	L	High-Z	High-Z	Data In	High-Z	Write Byte C Bits Only	(I _{CC})
L	L	L	X	L	H	H	H	L	High-Z	High-Z	Data In	High-Z	Write Byte D Bits Only	(I _{CC})
L	L	L	H	H	X	X	X	X	High-Z	High-Z	High-Z	High-Z	Selected, Outputs Disabled	

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C1062AV33-8BGC	51-85115	119-ball (14 x 22 x 2.4 mm) PBGA	Commercial
10	CY7C1062AV33-10BGC			Industrial
	CY7C1062AV33-10BGI			Commercial
12	CY7C1062AV33-12BGC			Industrial
	CY7C1062AV33-12BGI			

Package Diagram

119-ball PBGA (14 x 22 x 2.4 mm) (51-85115)



51-85115-B

All product and company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY7C1062AV33 512K x 32 Static RAM
Document Number: 38-05137

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109752	02/27/02	HGK	New Data Sheet
*A	117059	09/19/02	DFP	Removed 15-ns bin and added 8-ns bin. Changed CE ₂ TO CE ₂ . Changed C _{IN} – input capacitance – from 6 pF to 8 pF. Changed C _{OUT} – output capacitance – from 8 pF to 10 pF.
*B	119389	10/07/02	DFP	Updated I _{CC} , T _{sd} , and T _{d_{oe}} parameters. Removed note 7 (I _{Z/h_Z} comment).
*C	120384	11/13/02	DFP	Final Data Sheet. Removed note 2. Added note 3 to "AC Test Loads and Waveforms" and note 7 to t _{pu} and t _{pd} .
*D	124440	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA
*E	329638	See ECN	RKF	Removed CE ₂ waveform showing Active High signal timing on Page #5, and included it with the CE ₁ , CE ₃ waveform Corrected Truth Table on page 7 with CE ₂ active low information
*F	492137	See ECN	NXR	Included note #1 and 2 on page #2 Changed the description of I _{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated Ordering Information Table