
INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC19 1997 Nov 26



HILIP

OQ2538HP

FEATURES

- Differential 100 Ω outputs for direct connection to Current-Mode Logic (CML) inputs
- Wide bandwidth (3 GHz)
- 48.5 dB limiting gain
- Noise figure typically 11 dB
- Automatic offset compensation
- Input level-detection circuits for Automatic Gain Control (AGC) and Loss Of Signal (LOS) detection
- Low power dissipation (typically 270 mW)
- Single -4.5 V supply voltage
- Low cost LQFP48 plastic package.

APPLICATIONS

- Main amplifier in Synchronous Digital Hierarchy (SDH) and Synchronous Optical Network (SONET) systems for short, medium and long haul optical transmission
- · Level detector for laser diode control loops
- Wideband RF gain block with internal level detectors.

ORDERING INFORMATION

GENERAL DESCRIPTION

The OQ2538HP is a limiting amplifier IC intended for use as the main amplifier in 2.5 Gbits/s Non-Return to Zero (NRZ) transmission systems (SDH/SONET).


Comprised of four amplifier stages with a total gain of 48.5 dB, it provides for a wide input signal dynamic range at a constant CML compatible output level.

Two level-detection circuits are provided for monitoring AGC and LOS input signal levels. An internal automatic offset compensation circuit eliminates offset in the amplifier chain.

TYPE		PACKAGE				
NUMBER	R NAME DESCRIPTION V		VERSION			
OQ2538HP	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2			

OQ2538HP

BLOCK DIAGRAM



OQ2538HP

PINNING


SYMBOL	PIN	DESCRIPTION	TYPE ⁽¹⁾
V _{EE}	1	negative power supply	S
n.c.	2	not connected	_
AGC	3	rectifier A output	0
GND	4	ground	S
GND	5	ground	S
INQ	6	main amplifier inverting input	l
GND	7	ground	S
IN	8	main amplifier input	I
GND	9	ground	S
GND	10	ground	S
n.c.	11	not connected	_
V _{EE}	12	negative power supply	S
V _{EE}	13	negative power supply	S
n.c.	14	not connected	_
n.c.	15	not connected	_
GND	16	ground	S
GND	17	ground	S
LOSDC	18	rectifier B reference output	0
LOS	19	rectifier B output	0
GND	20	ground	S
REF	21	band gap reference	0
CAPA	22	pin for connecting band gap reference decoupling capacitor	
n.c.	23	not connected	_
V _{EE}	24	negative power supply	S
V _{EE}	25	negative power supply	
n.c.	26	not connected	_
n.c.	27	not connected	_
GND	28	ground	S
GND	29	ground	S
OUTQ	30	main amplifier inverted output	0
GND	31	ground	S
OUT	32	main amplifier output	0
GND	33	ground	S
GND	34	ground	S
n.c.	35	not connected	_
V _{EE}	36	negative power supply	
V _{EE}	37	negative power supply	S
n.c.	38	not connected	_
GND	39	ground	S
n.c.	40	not connected	

OQ2538HP

SYMBOL	PIN	DESCRIPTION	TYPE ⁽¹⁾
GND	41	ground	S
GND	42	ground	S
AGCDC	43	rectifier A reference output	0
COFFQ	44	pin for connecting automatic offset control capacitor (return)	A
COFF	45	pin for connecting automatic offset control capacitor	A
n.c.	46	not connected	_
n.c.	47	not connected	_
V _{EE}	48	negative power supply	S

Note

1. Pin type abbreviations: O = Output, I = Input, S = power Supply, A = Analog function.



OQ2538HP

FUNCTIONAL DESCRIPTION

The OQ2538HP is comprised of four DC-coupled amplifier stages along with additional circuitry for offset compensation and level detection.

The first amplifier stage contains a modified Cherry/Hooper amplifying cell with high gain (approximately 20 dB) and a wide bandwidth. Special attention is paid to minimizing the equivalent input noise at this stage, thus reducing the overall noise level. Additional feedback is applied at the second and third stages, improving isolation and reducing the gain to 14 dB per stage. The last stage is an output buffer, a unity gain amplifier, with an output impedance of 100 Ω .

The total gain of the OQ2538HP amounts to 48.5 dB, thus providing a constant CML-compatible output signal over a wide input signal range.

Two rectifier circuits are used to measure the input signal level. Two separate RF pre-amplifiers are used to generate the voltage gain needed to obtain a suitable rectifier output voltage. For rectifier A the gain is approximately 18 dB, for rectifier B it is about 14 dB. The output of rectifier A can be used for AGC at the pre-amplifier stage in front of the OQ2538HP. The output of rectifier B can be used for LOS detection. There is a linear relationship between the rectifier output voltage and the input signal level provided the amplifiers are not saturated.

Because the four gain stages are DC-coupled and provide a high overall gain, the effect of the input offset can be considerable. The OQ2538HP features an internal offset compensation circuit for eliminating the input offset. The bandwidth of the offset control loop is determined by an external capacitor.

COFF and COFFQ offset compensation

Automatic offset compensation eliminates the input offset of the OQ2538HP. This offset cancellation influences the low frequency gain of the amplifier stages. With a capacitance of 100 nF between COFF and COFFQ the loop bandwidth will be less than 1.5 kHz, small enough to have no influence on amplifier gain over the frequencies of interest. If the capacitor were omitted, the loop bandwidth would be greater than 30 MHz, which would influence the input signal gain. The loop bandwidth can be calculated from the following formula:

$$f_{loop} = \frac{1}{2\pi \times 1250 \,\Omega \times C_{ext}}$$
(1)

where C_{ext} is the capacitance connected between COFF and COFFQ.

REF and CAPA band gap output and decoupling capacitance

To reduce band gap noise levels, a 1 nF decoupling capacitor on CAPA is recommended. Since the band gap is referenced to the negative supply, V_{EE} , the decoupling capacitor should be connected between CAPA and V_{EE} .


The band gap voltage is present for test purposes only. It is not intended to serve as an external reference.

RF input and output connections


Striplines, or microstrips, with an odd mode characteristic impedance of $Z_{o,odd} = 50 \ \Omega$ must be used for the differential RF connections on the PCB. This applies to both the input signal pair IN and INQ and to the output signal pair OUT and OUTQ. The two lines in each pair should be the same length.

RF input matching circuit


The input circuit for pins IN and INQ contains internal 100 Ω resistors decoupled to ground via an internal common mode 6 pF capacitor. The topology is depicted in Fig.3. An external 200 Ω resistor between IN and INQ is recommended in order to match the inputs to a differential transmission line, coupled microstrip or stripline with an odd mode impedance Z_{0.odd} of 50 Ω .



OQ2538HP




For single-ended excitation, separate matching networks on IN and INQ, as depicted in Fig.5, achieve optimum matching. Care should be taken to avoid DC loading, since the OQ2538HP controls its own DC input voltage. The resistors on the unused input, INQ, may be combined for convenience.



In both cases, the essence of good matching is the equity of the circuitry on both input pins. The impedance seen on pins IN and INQ should be as equal as possible. For more information see "*Application Note AN96051*" describing the OM5801 STM16 demo board.

RF output matching circuit


Matching of the main amplifier outputs, OUT and OUTQ, is not mandatory. In most applications, the receiving end of the transmission line will be properly matched, so very little reflection will occur. Matching the transmitting end to absorb these reflections is only recommended for very sensitive applications. In such cases, 100 Ω pull-up resistors should be connected from OUT and OUTQ to ground, as close as possible to the IC pins. These matching resistors will not be needed in most applications, however. The output circuit of the OQ2538HP is depicted in Fig.6. For more information see *"Application Note AN96051"* describing the OM5801 STM16 demo board.



RF gain and group delay measurements


The measurement set-up shown in Fig.7 was used to measure the single-ended small signal gain as specified in Chapter "Characteristics". Since the network analyzer can only perform single-ended measurements, the single-ended matching scheme described above is used to match the inputs of the OQ2538HP to 50 Ω . For greater accuracy, the outputs are also matched. The gain measured with this set-up is denoted by S₂₁. Graphs of typical S₂₁ and group delay characteristics are shown in Figs 8 and 9. The OQ2538HP test PCB used for these measurements can be supplied on request.

OQ2538HP




Although the differential voltage gain of the OQ2538HP cannot be measured directly, it can be calculated from S₂₁. The differential voltage gain is 6 dB greater than the measured S₂₁ value, typically 46 dB (40 dB + 6 dB). If the 100 Ω matching resistors on the output are omitted, the differential voltage gain is increased by a further 2.4 dB, typically to 48.4 dB. This is due to the fact that the output load is increased from 25 to 33 Ω , so the output voltage is increased by a factor of 1.32 (2.4 dB).

OQ2538HP



OQ2538HP



Noise figure measurements

The noise figure is the ratio of signal-to-noise ratio at the input (S_i/N_i) to signal-to-noise ratio at the output (S_o/N_o) of the amplifier. This definition is true for both single-ended and differential amplifiers, provided the correct values for S_i/N_i and S_o/N_o are substituted in the formula. The noise figure is measured using the differential set-up shown in Fig.10. The total noise on the output $(N_o$ in dBm) is measured using the spectrum analyzer at the frequency of interest. From this value, the actual (differential) noise figure for that frequency (spot noise figure) can be calculated using the following formula:


OQ2538HP

$$\mathsf{F} = \frac{\mathsf{S}_i / \mathsf{N}_i}{\mathsf{S}_o / \mathsf{N}_o} = \frac{\mathsf{N}_o}{2 \cdot \mathsf{S}_{21} \cdot \mathsf{N}_i} = \frac{\mathsf{N}_o}{2 \cdot \mathsf{S}_{21} \cdot \mathsf{kT}}$$
 The factor 2 in


the denominator is present to compensate for the fact that S_{21} is the single-ended power gain, whereas the differential power gain is applicable in this situation. N_i can be replaced with the available noise power at the input, which is kT under matched conditions (k is Boltzmann's constant). The formula expressed in dBm makes calculation easier: $F = N_o - (S_{21} + 3) + 173.8$ [dB],

assuming log(kT) is –173.8 dBm (T = 298k) and N_o measured in 1 Hz bandwidth and expressed in dBm. For the OQ2538HP, in the differential configuration (including the 100 Ω matching resistors), this yields a typical noise figure of 11 dB.

While the performance of this measurement set-up cannot match that of a dedicated noise analysis system, the results are comparable for an amplifier with a noise figure of 11 dB.



OQ2538HP




AGC and AGCDC level detection

When using rectifier A as an input signal level detector, the AGC and the AGCDC pins must be decoupled to ground with 100 nF capacitors. The AGCDC output is intended as a reference voltage against which the actual AGC output voltage can be compared. This voltage difference, $V_{AGC} - V_{AGCDC}$, can be used as a control input in an AGC loop. A graph depicting output voltage difference as a function of the input signal level (typical) is shown in Fig.11. Note that an input signal with the specified peak-to-peak value is applied to both IN and INQ inputs, but with complementary phase.

LOS and LOSDC level detection

The output of rectifier B can be used for LOS detection. The LOSDC output provides a reference voltage against which the voltage at the LOS output can be compared. The voltage difference $V_{LOS} - V_{LOSDC}$ can be used as input to a LOS detection circuit. Both outputs need to be decoupled using 100 nF capacitors. A graph depicting



 $V_{LOS} - V_{LOSDC}$ as a function of the input signal level (typical) is shown in Fig.12. Note that an input signal with the specified peak-to-peak value is applied to both IN and INQ inputs, but with complementary phase.

Grounding and power supply decoupling

The ground connection on the PCB needs to be a large copper area fill connected to a common ground plane with as low inductance as possible, preferably positioned directly underneath the LQFP48 package. The large area fill will improve heat transfer to the PCB and thus aid IC cooling.

All V_{EE} pins (two at each corner) need to be connected to a common supply plane with as low inductance as possible. This plane should be decoupled to ground. To avoid high frequency resonance, multiple bypass capacitors should not be mounted at the same location. To minimise low frequency switching noise in the vicinity of the OQ2538HP, the power supply line should be filtered once using an LC-circuit with a low cut-off frequency (see Fig.14).

OQ2538HP

Using alternative supply voltages

Although the OQ2538HP is intended to be used with a single -4.5 V supply voltage, a slightly modified -5 V supply can also be used. By connecting a Schottky diode between the V_{EE} power supply line and the IC, an additional 0.5 V voltage drop is obtained, bringing the supply voltage on the pins of the OQ2538HP within the specified range. A BAS85 Schottky diode is recommended. A -5 V application schematic is shown in Fig.15.

Extrapolating from this case, a +5 V application is also possible. However, care should be taken with the RF transmission lines. The on-chip signals refer to the GND pins, which become the positive supply pins in a +5 V application. The external transmission lines will most likely be referenced to system ground (V_{EE} pins). The RF signals will change from one reference plane to another at the interface to the RF input and output pins. The positive supply application is very vulnerable to interference at this point. For a successful +5 V application, special care should be taken when designing board layout to reduce the influence of interference and keep the positive supply as clean as possible.

ESD protection

Exceptions have been made to the standard ESD protection scheme in order to achieve high frequency performance. The inputs IN and INQ and the outputs OUT and OUTQ have **no protection** against ESD. All other pins have a standard ESD protection structure, capable of withstanding 2 kV Human Body Model (HBM) zappings.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{EE}	supply voltage		-6.0	+0.5	V
ΔV_{I}	input voltage difference	note 1	-600	+600	mV
I _I , I _{IQ}	input current		-2.0	+2.0	mA
In	DC current				
	pins 30 and 32		-6	+10	mA
	pins 3, 18, 19 and 43		-3	+3	mA
	pin 21		-2	+2	mA
	pins 44 and 45		-1	+1	mA
	pin 22		-0.1	+0.1	mA
P _{tot}	total power dissipation		_	380	mW
Tj	junction temperature		-	150	°C
T _{stg}	storage temperature		-65	+150	°C

Note

1. $\Delta V_I = V_{IN} - V_{INQ}$ (AC only). The DC level is internally controlled.

THERMAL CHARACTERISTICS

SYMBOL	DESCRIPTION	VALUE	UNIT
R _{th(j-s)}	thermal resistance from junction to solder point	48	K/W

OQ2538HP

CHARACTERISTICS

At nominal supply voltages; T_{amb} = –40 to +85 °C; 50 Ω measuring environment.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{EE}	negative supply voltage		-4.725	-4.5	-4.275	V
I _{EE}	negative supply current		-	60	80	mA
P _{tot}	total power dissipation	note 1	-	270	380	mW
T _{amb}	operating ambient temperature	note 2	-40	_	+85	°C
T _i	operating junction temperature		-40	-	+120	°C
Main amp	lifier inputs: IN and INQ; note 3					
V _{i(p-p)}	signal voltage swing (peak-to-peak)	note 4	2	_	600	mV
VI	DC input voltage	note 5	-2.4	-2.1	-1.7	V
V _{IO}	input offset voltage	note 6	_	0.2	_	mV
Z _i	single-ended input impedance	note 7	-	100	-	Ω
S ₂₁	single-ended small signal gain	note 8	34	40	_	dB
G _{v(dif)}	differential voltage gain	note 9	_	48.5	_	dB
No	output noise power	note 10	_	-120	_	dBm
F	noise figure	note 10	_	11	_	dB
B _{-3dB}	3 dB bandwidth		2.4	3.0	_	GHz
	outputs: AGC and AGCDC; note 11			I		1
V _{O(ref)}	DC reference voltage	open output	-3.3	-3.0	-2.5	V
V _{i(p-p)}	rectifier linear range for input signals IN and INQ (peak-to-peak value)	note 12	12.5	-	60	mV
ΔV	maximum input signal level related voltage difference	note 13	-	350	-	mV
V _{OO}	output offset voltage	note 14	-5	-	+5	mV
Rectifier o	outputs: LOS and LOSDC; note 11					•
V _{O(ref)}	DC reference voltage	open output	-3.4	-3.1	-2.6	V
V _{i(p-p)}	rectifier linear range for input signals IN and INQ (peak-to-peak value)	note 12	2.5	-	9	mV
ΔV	maximum input signal level related voltage difference	note 13	-	400	-	mV
V _{OO}	output offset voltage	note 14	-15	_	+15	mV
Automatio	c offset compensation lowpass filter:	COFF and COFFQ				
Vo	DC output voltage	open output	-2.4	-2.1	-1.7	V
R	offset compensation filter resistance	-	_	1250	_	Ω
Band gap	reference: REF	1				-1
V _o	band gap voltage	referenced to V _{EE} ; open output; note 15	1.1	1.3	1.5	V

OQ2538HP


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Band gap	reference decoupling: CAPA	•		•	•	•
Vo	decoupling voltage	referenced to V _{EE} ; open output	-	2.9	_	V
Main amp	lifier outputs: OUT and OUTQ; note 1	6				
V _{OH}	HIGH-level output voltage		-20	-5	0	mV
V _{OL}	LOW-level output voltage	note 17	-280	-200	-140	mV
t _r	differential output rise time	input signal >2 mV (p-p)	-	100	150	ps
t _f	differential output fall time	input signal >2 mV (p-p)	_	100	150	ps
Zo	single-ended output impedance	see Fig.6	83	100	117	Ω


Notes

- 1. No special cooling is required in the application if the total thermal resistance R_{th(i-a)} is less than 90 K/W.
- 2. The temperature of the PCB in the vicinity of the IC is taken to be the ambient temperature.
- 3. The input signal must be AC coupled to the inputs through a coupling capacitance >22 nF.
- 4. V_{i(p-p)} is the input signal on IN and INQ for full output clipping. It is assumed that both inputs carry a complementary signal of the specified peak-to-peak value. The lower specified limit is usually called the input sensitivity. This value is defined as a 20% increase in rise and fall times when compared to rise and fall times with a complementary input signal of 10 mV (p-p) applied to IN and INQ.
- 5. The DC voltage is fixed internally; only AC-coupling of the input signal is allowed.
- 6. $V_{IO} = |V_I V_{IQ}|$
- 7. See Section "RF input matching circuit" for detailed information.
- 8. All signal ports are AC matched to 50 Ω and are measured at 1 GHz (see Fig.7). Flatness deviations are within ±3 dB over the entire bandwidth.
- 9. See section "RF gain and group delay measurements".
- 10. F is the noise figure for a differential application and is measured at 1 GHz. See Section "Noise figure measurements".
- 11. An external 100 nF capacitor is connected at each output to remove any spurious high frequency signals. Any circuitry driven from these pins must have an input impedance >50 k Ω .
- 12. The specified values are for indication only. The range is not production tested and guaranteed.
- 13. Voltage difference between AGC (LOS) and AGCDC (LOSDC), measured with a differential input signal of 600 mV (p-p) to pins IN and INQ.
- 14. The offset is measured with inputs IN and INQ shorted together.
- 15. The band gap voltage may not be used as an external reference.
- 16. Both outputs are connected to ground through a 50 Ω load resistance and carry complementary signals.
- 17. The output levels are dependent on load impedance. The specified values assume an external load impedance of 50 Ω . If the external 100 Ω matching resistors are connected at pins OUT and OUTQ, the output levels will fall to 75% of the specified values. (see also Section "RF gain and group delay measurements").


OQ2538HP

APPLICATION INFORMATION






OQ2538HP



OQ2538HP

PACKAGE OUTLINE



OQ2538HP

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all LQFP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250 \,^{\circ}$ C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering is **not** recommended for LQFP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices. If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The footprint must be at an angle of 45° to the board direction and must incorporate solder thieves downstream and at the side corners.

Even with these conditions, do not consider wave soldering LQFP packages LQFP48 (SOT313-2), LQFP64 (SOT314-2) or LQFP80 (SOT315-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

OQ2538HP

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

OQ2538HP

NOTES

OQ2538HP

NOTES

OQ2538HP

NOTES

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43 160 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381 Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

427027/200/01/pp24

Date of release: 1997 Nov 26

Document order number: 9397 750 03125

SCA56

Let's make things better.

Internet: http://www.semiconductors.philips.com







United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777