


Features

- Supply voltage
 - $V_{DD} = 1.7\text{ V}$ to 2.0 V for program, erase and read
 - $V_{DDQ} = 1.7\text{ V}$ to 2.0 V for I/O buffers
 - $V_{PP} = 9\text{ V}$ for fast program
 - Multiplexed address/data
 - Synchronous/asynchronous read
 - Synchronous burst read mode: 66 MHz, 86 MHz
 - Random access: 70 ns
 - Synchronous burst read suspend
 - Programming time
 - 2.5 μs typical word program time using Buffer Enhanced Factory Program command
 - Memory organization
 - Multiple bank memory array: 8 Mbit banks for the M58LR128KC/D, 16 Mbit banks for the M58LR256KC/D
 - Parameter blocks (top or bottom location)
 - Dual operations
 - Program/erase in one bank while read in others
 - No delay between read and write operations
 - Common Flash interface (CFI)
 - 100 000 program/erase cycles per block
-
- Block locking
 - All blocks locked at power-up
 - Any combination of blocks can be locked with zero latency
 - \overline{WP} for block lock-down
 - Absolute write protection with $V_{PP} = V_{SS}$
 - Security
 - 64 bit unique device number
 - 2112 bit user programmable OTP Cells
 - Electronic signature
 - Manufacturer code: 20h
 - Top device codes: M58LR128KC: 882Eh, M58LR256KC: 881Ch
 - Bottom device codes: M58LR128KD: 882Fh, M58LR256KD: 881Dh



The M58LRxxxKC/D memories are only available as part of a multichip package.

Contents

- 1 Description 8**
- 2 Signal descriptions 13**
 - 2.1 Address inputs (ADQ0-ADQ15 and A16-Amax) 13
 - 2.2 Data input/output (ADQ0-ADQ15) 13
 - 2.3 Chip Enable (\bar{E}) 13
 - 2.4 Output Enable (\bar{G}) 13
 - 2.5 Write Enable (\bar{W}) 13
 - 2.6 Write Protect (\bar{WP}) 13
 - 2.7 Reset (\bar{RP}) 14
 - 2.8 Latch Enable (\bar{L}) 14
 - 2.9 Clock (K) 14
 - 2.10 Wait (WAIT) 14
 - 2.11 V_{DD} supply voltage 14
 - 2.12 V_{DDQ} supply voltage 14
 - 2.13 V_{PP} program supply voltage 15
 - 2.14 V_{SS} ground 15
 - 2.15 V_{SSQ} ground 15
- 3 Bus operations 16**
 - 3.1 Bus read 16
 - 3.2 Bus write 16
 - 3.3 Address Latch 16
 - 3.4 Output Disable 16
 - 3.5 Standby 17
 - 3.6 Reset 17
- 4 Command interface 18**
 - 4.1 Read Array command 19
 - 4.2 Read Status Register command 19
 - 4.3 Read Electronic Signature command 19
 - 4.4 Read CFI Query command 20

4.5	Clear Status Register command	20
4.6	Block Erase command	21
4.7	Blank Check command	21
4.8	Program command	22
4.9	Buffer Program command	23
4.10	Buffer Enhanced Factory Program command	23
4.10.1	Setup phase	24
4.10.2	Program and verify phase	24
4.10.3	Exit phase	25
4.11	Program/Erase Suspend command	25
4.12	Program/Erase Resume command	26
4.13	Protection Register Program command	27
4.14	Set Configuration Register command	27
4.15	Block Lock command	28
4.16	Block Unlock command	28
4.17	Block Lock-Down command	28
5	Status Register	33
5.1	Program/Erase Controller status bit (SR7)	33
5.2	Erase suspend status bit (SR6)	33
5.3	Erase/blank check status bit (SR5)	34
5.4	Program status bit (SR4)	34
5.5	V _{PP} status bit (SR3)	34
5.6	Program suspend status bit (SR2)	35
5.7	Block protection status bit (SR1)	35
5.8	Bank write/multiple word program status bit (SR0)	35
6	Configuration Register	37
6.1	Read select bit (CR15)	37
6.2	X latency bits (CR13-CR11)	37
6.3	Wait polarity bit (CR10)	38
6.4	Data output configuration bit (CR9)	38
6.5	Wait configuration bit (CR8)	38
6.6	Burst type bit (CR7)	38

6.7	Valid clock edge bit (CR6)	39
6.8	Wrap burst bit (CR3)	39
6.9	Burst length bits (CR2-CR0)	39
7	Read modes	45
7.1	Asynchronous read mode	45
7.2	Synchronous burst read mode	45
7.2.1	Synchronous burst read suspend	46
7.3	Single synchronous read mode	46
8	Dual operations and multiple bank architecture	47
9	Block locking	49
9.1	Reading a block's lock status	49
9.2	Locked state	49
9.3	Unlocked state	49
9.4	Lock-down state	50
9.5	Locking operations during erase suspend	50
10	Program and erase times and endurance cycles	52
11	Maximum ratings	54
12	DC and AC parameters	55
13	Part ordering information	70
Appendix A	Block address tables	71
Appendix B	Common Flash interface	79
Appendix C	Flowcharts and pseudocodes	89
Appendix D	Command interface state tables	98
14	Revision history	107

List of tables

Table 1.	Signal names	10
Table 2.	M58LR128KC/D bank architecture	11
Table 3.	M58LR256KC/D bank architecture	12
Table 4.	Bus operations	17
Table 5.	Command codes	18
Table 6.	Standard commands	29
Table 7.	Factory commands	30
Table 8.	Electronic signature codes	30
Table 9.	Protection Register locks	32
Table 10.	Status Register bits	36
Table 11.	X latency settings	37
Table 12.	Configuration Register	40
Table 13.	Burst type definition	41
Table 14.	Dual operations allowed in other banks	47
Table 15.	Dual operations allowed in same bank	48
Table 16.	Dual operation limitations	48
Table 17.	Lock status	51
Table 18.	Program/erase times and endurance cycles	52
Table 19.	Absolute maximum ratings	54
Table 20.	Operating and AC measurement conditions	55
Table 21.	Capacitance	56
Table 22.	DC characteristics - currents	57
Table 23.	DC characteristics - voltages	58
Table 24.	Asynchronous read AC characteristics	60
Table 25.	Synchronous read AC characteristics	64
Table 26.	Write AC characteristics, write enable controlled	66
Table 27.	Write AC characteristics, chip enable controlled	68
Table 28.	Reset and power-up AC characteristics	69
Table 29.	Ordering information scheme	70
Table 30.	M58LR128KC - parameter bank block addresses	72
Table 31.	M58LR128KC - main bank base addresses	72
Table 32.	M58LR128KC - block addresses in main banks	73
Table 33.	M58LR256KC - parameter bank block addresses	73
Table 34.	M58LR256KC - main bank base addresses	74
Table 35.	M58LR256KC - block addresses in main banks	74
Table 36.	M58LR128KD - parameter bank block addresses	75
Table 37.	M58LR128KD - main bank base addresses	76
Table 38.	M58LR128KD - block addresses in main banks	76
Table 39.	M58LR256KD - parameter bank block addresses	77
Table 40.	M58LR256KD - main bank base addresses	78
Table 41.	M58LR256KD - block addresses in main banks	78
Table 42.	Query structure overview	79
Table 43.	CFI query identification string	80
Table 44.	CFI query system interface information	81
Table 45.	Device geometry definition	82
Table 46.	Primary algorithm-specific extended query table	83
Table 47.	Protection Register information	84
Table 48.	Burst read information	84

Table 49.	Bank and erase block region information	85
Table 50.	Bank and erase block region 1 information	85
Table 51.	Bank and erase block region 2 information	87
Table 52.	Command interface states - modify table, next state	98
Table 53.	Command interface states - modify table, next output state	101
Table 54.	Command interface states - lock table, next state	103
Table 55.	Command interface states - lock table, next output state	105
Table 56.	Document revision history	107

List of figures

Figure 1.	Logic diagram	10
Figure 2.	M58LR128KC/D memory map	11
Figure 3.	M58LR256KC/D memory map	12
Figure 4.	Protection Register memory map	31
Figure 5.	X latency and data output configuration example	43
Figure 6.	Wait configuration example	44
Figure 7.	AC measurement I/O waveform	55
Figure 8.	AC measurement load circuit	56
Figure 9.	Asynchronous random access read AC waveforms	59
Figure 10.	Synchronous burst read AC waveforms	61
Figure 11.	Single synchronous read AC waveforms	62
Figure 12.	Synchronous burst read suspend AC waveforms.	63
Figure 13.	Clock input AC waveform	64
Figure 14.	Write AC waveforms, write enable controlled	65
Figure 15.	Write AC waveforms, chip enable controlled	67
Figure 16.	Reset and power-up AC waveforms	69
Figure 17.	Program flowchart and pseudocode	89
Figure 18.	Blank check flowchart and pseudocode	90
Figure 19.	Buffer program flowchart and pseudocode	91
Figure 20.	Program suspend and resume flowchart and pseudocode	92
Figure 21.	Block erase flowchart and pseudocode	93
Figure 22.	Erase suspend and resume flowchart and pseudocode	94
Figure 23.	Locking operations flowchart and pseudocode.	95
Figure 24.	Protection Register program flowchart and pseudocode	96
Figure 25.	Buffer enhanced factory program flowchart and pseudocode	97

1 Description

The M58LR128KC/D and M58LR256KC/D are 128 Mbit (8 Mbit ×16) and 256 Mbit (16 Mbit ×16) non-volatile Flash memories, respectively. They may be erased electrically at block level and programmed in-system on a word-by-word basis using a 1.7 V to 2.0 V V_{DD} supply for the circuitry and a 1.7 V to 2.0 V V_{DDQ} supply for the input/output pins. An optional 9 V V_{PP} power supply is provided to speed up factory programming. In the rest of the document they are collectively referred to as the M58LRxxxKC/D unless otherwise specified.

The first sixteen address lines are multiplexed with the data input/output signals on the multiplexed address/data bus ADQ0-ADQ15. The remaining address lines A16-Amax are the most significant bit addresses.

The devices feature an asymmetrical block architecture:

- The M58LR128KC/D has an array of 131 blocks, and are divided into 8 Mbit banks. There are 15 banks each containing 8 main blocks of 64 KWords, and one parameter bank containing 4 parameter blocks of 16 KWords and 7 main blocks of 64 KWords.
- The M58LR256KC/D has an array of 259 blocks, and is divided into 16 Mbit banks. There are 15 banks each containing 16 main blocks of 64 KWords, and one parameter bank containing 4 parameter blocks of 16 KWords and 15 main blocks of 64 KWords.

The multiple bank architecture allows dual operations; while programming or erasing in one bank, read operations are possible in other banks. Only one bank at a time is allowed to be in program or erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architectures are summarized in [Table 2](#) and [Table 3](#) and the memory maps are shown in [Figure 2](#) and [Figure 3](#). The parameter blocks are located at the top of the memory address space for the M58LR128KC and M58LR256KC, and at the bottom for the M58LR128KD and M58LR256KD.

Each block can be erased separately. Erase can be suspended to perform a program or read operation in any other block, and then resumed. Program can be suspended to read data at any memory location except for the one being programmed, and then resumed. Each block can be programmed and erased over 100 000 cycles using the supply voltage V_{DD} . There is a Buffer Enhanced Factory Programming command available to speed up programming.

Program and erase commands are written to the command interface of the memory. An internal Program/Erase Controller manages the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards.

The device supports synchronous burst read and asynchronous read from all blocks of the memory array; at power-up the device is configured for asynchronous read. In synchronous burst read mode, data is output on each clock cycle at frequencies of up to 86 MHz. The synchronous burst read operation can be suspended and resumed.

The device features an automatic standby mode. When the bus is inactive during asynchronous read operations, the device automatically switches to the automatic standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.


The M58LRxxxKC/D features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When $V_{PP} \leq V_{PPLK}$ all blocks are protected against program or erase. All blocks are locked at power-up.

The device includes 17 Protection Registers and 2 Protection Register locks, one for the first Protection Register and the other for the 16 One-Time-Programmable (OTP) Protection Registers of 128 bits each. The first Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by Numonyx, and a 64 bit segment that is OTP by the user. The user programmable segment can be permanently protected. [Figure 4](#), shows the Protection Register memory map.

The devices are supplied with all the bits erased (set to '1')

Note: The M58LRxxxKC/D is only available as part of a multichip package.

Figure 1. Logic diagram



1. Amax is equal to A22 in the M58LR128KC/D and, to A23 in the M58LR256KC/D.

Table 1. Signal names


Name	Function
A16-Amax ⁽¹⁾	Address inputs
ADQ0-ADQ15	Data input/outputs or address inputs, command inputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
\bar{W}	Write Enable
\bar{RP}	Reset
\bar{WP}	Write Protect
K	Clock
\bar{L}	Latch Enable
WAIT	Wait
V _{DD}	Supply voltage
V _{DDQ}	Supply voltage for input/output buffers
V _{PP}	Optional supply voltage for fast program and erase
V _{SS}	Ground
V _{SSQ}	Ground input/output supply

1. Amax is equal to A22 in the M58LR128KC/D and, to A23 in the M58LR256KC/D.

Table 2. M58LR128KC/D bank architecture

Number	Bank size	Parameter blocks	Main blocks
Parameter bank	8 Mbits	4 blocks of 16 KWords	7 blocks of 64 KWords
Bank 1	8 Mbits	-	8 blocks of 64 KWords
Bank 2	8 Mbits	-	8 blocks of 64 KWords
Bank 3	8 Mbits	-	8 blocks of 64 KWords
⋮	⋮	⋮	⋮
Bank 14	8 Mbits	-	8 blocks of 64 KWords
Bank 15	8 Mbits	-	8 blocks of 64 KWords

Figure 2. M58LR128KC/D memory map




AI13454b

Table 3. M58LR256KC/D bank architecture

Number	Bank size	Parameter blocks	Main blocks
Parameter bank	16 Mbits	4 blocks of 16 KWords	15 blocks of 64 KWords
Bank 1	16 Mbits	-	16 blocks of 64 KWords
Bank 2	16 Mbits	-	16 blocks of 64 KWords
Bank 3	16 Mbits	-	16 blocks of 64 KWords
⋮	⋮	⋮	⋮
Bank 14	16 Mbits	-	16 blocks of 64 KWords
Bank 15	16 Mbits	-	16 blocks of 64 KWords

Figure 3. M58LR256KC/D memory map



2 Signal descriptions

See [Figure 1: Logic diagram](#) and [Table 1: Signal names](#) for a brief overview of the signals connected to this device.

2.1 Address inputs (ADQ0-ADQ15 and A16-Amax)

Amax is the highest order address input. It is equal to A22 in the M58LR128KC/D and to A23 in the M58LR256KC/D. The address inputs select the cells in the memory array to access during bus read operations. During bus write operations they control the commands sent to the command interface of the Program/Erase Controller.

2.2 Data input/output (ADQ0-ADQ15)

The data I/O output the data stored at the selected address during a bus read operation or input a command or the data to be programmed during a bus write operation.

2.3 Chip Enable (\overline{E})

The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

2.4 Output Enable (\overline{G})

The Output Enable input controls data outputs during the bus read operation of the memory.

2.5 Write Enable (\overline{W})

The Write Enable input controls the bus write operation of the memory's command interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable, whichever occurs first.

2.6 Write Protect (\overline{WP})

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL} , the lock-down is enabled and the protection status of the locked-down blocks cannot be changed. When Write Protect is at V_{IH} , the lock-down is disabled and the locked-down blocks can be locked or unlocked. (Refer to [Table 17: Lock status](#)).

2.7 Reset ($\overline{\text{RP}}$)

The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the reset supply current I_{DD2} . Refer to [Table 22: DC characteristics - currents](#), for the value of I_{DD2} . After Reset all blocks are in the locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

2.8 Latch Enable ($\overline{\text{L}}$)

Latch Enable latches the ADQ0-ADQ15 and A16-Amax address bits on its rising edge. The address latch is transparent when Latch Enable is at V_{IL} and it is inhibited when Latch Enable is at V_{IH} .

2.9 Clock (K)

The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is ignored during asynchronous read and in write operations.

2.10 Wait (WAIT)

Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at V_{IH} or Reset is at V_{IL} . It can be configured to be active during the wait cycle or one clock cycle in advance. The WAIT signal is forced deasserted when Output Enable is at V_{IH} .

2.11 V_{DD} supply voltage

V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (read, program and erase).

2.12 V_{DDQ} supply voltage

V_{DDQ} provides the power supply to the I/O pins and enables all outputs to be powered independently from V_{DD} . V_{DDQ} can be tied to V_{DD} or can use a separate supply.

2.13 V_{PP} program supply voltage

V_{PP} is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PP} is kept in a low voltage range (0 V to V_{DDQ}) V_{PP} is seen as a control input. In this case a voltage lower than V_{PPLK} gives absolute protection against program or erase, while V_{PP} in the V_{PP1} range enables these functions (see Tables 22 and 23, DC Characteristics, for the relevant values). V_{PP} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PP} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the program/erase algorithm is completed.

2.14 V_{SS} ground

V_{SS} ground is the reference for the core supply. It must be connected to the system ground.

2.15 V_{SSQ} ground

V_{SSQ} ground is the reference for the input/output circuitry driven by V_{DDQ} . V_{SSQ} must be connected to V_{SS}

Note: Each device in a system should have V_{DD} , V_{DDQ} and V_{PP} decoupled with a 0.1 μF ceramic capacitor close to the pin (high-frequency, inherently-low inductance capacitors should be as close as possible to the package). See [Figure 8: AC measurement load circuit](#). The PCB track widths should be sufficient to carry the required V_{PP} program and erase currents.

3 Bus operations

There are six standard bus operations that control the device. These are bus read, bus write, address latch, output disable, standby and reset. See [Table 4: Bus operations](#), for a summary.

Typically glitches of less than 5 ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus write operations.

3.1 Bus read

Bus read operations output the contents of the memory array, the electronic signature, the Status Register and the common Flash interface. Both Chip Enable and Output Enable must be at V_{IL} to perform a read operation. The Chip Enable input should be used to enable the device, and Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see [Section 4: Command interface](#)). See Figures [9](#), [10](#) and [11](#) Read AC Waveforms, and Tables [24](#) and [25](#) Read AC Characteristics, for details of when the output becomes valid.

3.2 Bus write

Bus write operations write commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at V_{IL} with Output Enable at V_{IH} . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses must be latched prior to the write operation by toggling Latch Enable (when Chip Enable is at V_{IL}). The Latch Enable must be tied to V_{IH} during the bus write operation.

See Figures [14](#) and [15](#), Write AC Waveforms, and Tables [26](#) and [27](#), Write AC Characteristics, for details of the timing requirements.

3.3 Address Latch

Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at V_{IL} during address latch operations. The addresses are latched on the rising edge of Latch Enable.

3.4 Output Disable

The outputs are high impedance when the Output Enable is at V_{IH} .

3.5 Standby

Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at V_{IH} . The power consumption is reduced to the standby level I_{DD3} and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to V_{IH} during a program or erase operation, the device enters standby mode when finished.

3.6 Reset

During reset mode the memory is deselected and the outputs are high impedance. The memory is in reset mode when Reset is at V_{IL} . The power consumption is reduced to the reset level, independently from the Chip Enable, Output Enable, or Write Enable inputs. If Reset is pulled to V_{SS} during a program or erase, this operation is aborted and the memory content is no longer valid.

Table 4. Bus operations⁽¹⁾

Operation	\bar{E}	\bar{G}	\bar{W}	\bar{L}	\bar{RP}	WAIT ⁽²⁾	ADQ15-ADQ0
Bus Read	V_{IL}	V_{IL}	V_{IH}	V_{IH}	V_{IH}		Data Output
Bus write	V_{IL}	V_{IH}	V_{IL}	V_{IH}	V_{IH}		Data Input
Address Latch	V_{IL}	V_{IH}	X	V_{IL}	V_{IH}		Address Input
Output Disable	V_{IL}	V_{IH}	V_{IH}	V_{IH}	V_{IH}		Hi-Z
Standby	V_{IH}	X	X	X	V_{IH}	Hi-Z	Hi-Z
Reset	X	X	X	X	V_{IL}	Hi-Z	Hi-Z

1. X = 'don't care'

2. WAIT signal polarity is configured using the Set Configuration Register command.

4 Command interface

All bus write operations to the memory are interpreted by the command interface. Commands consist of one or more sequential bus write operations. An internal Program/Erase Controller manages all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register, whose output may be read at any time to monitor the progress or the result of the operation.

The command interface is reset to read mode when power is first applied, when exiting from reset or whenever V_{DD} is lower than V_{LKO} . Command sequences must be followed exactly. Any invalid combinations of commands are ignored.

Refer to [Table 5: Command codes](#), [Table 6: Standard commands](#), [Table 7: Factory commands](#), and [Appendix D: Command interface state tables](#) for a summary of the command interface.

Table 5. Command codes

Hex Code	Command
01h	Block Lock Confirm
03h	Set Configuration Register Confirm
10h	Alternative Program Setup
20h	Block Erase Setup
2Fh	Block Lock-Down Confirm
40h	Program Setup
50h	Clear Status Register
60h	Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup
70h	Read Status Register
80h	Buffer Enhanced Factory Program Setup
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
BCh	Blank Check Setup
C0h	Protection Register Program
CBh	Blank Check Confirm
D0h	Program/Erase Resume, Block Erase Confirm, Block Unlock Confirm, Buffer Program or Buffer Enhanced Factory Program Confirm
E8h	Buffer Program
FFh	Read Array

4.1 Read Array command

The Read Array command returns the addressed bank to read array mode.

One bus write cycle is required to issue the Read Array command. Once a bank is in read array mode, subsequent read operations output the data from the memory array.

A Read Array command can be issued to any banks while programming or erasing in another bank.

If the Read Array command is issued to a bank currently executing a program or erase operation, the bank returns to read array mode but the program or erase operation continues. However, the data output from the bank is not guaranteed until the program or erase operation has finished. The read modes of other banks are not affected.

4.2 Read Status Register command

The device contains a Status Register that monitors program or erase operations.

The Read Status Register command reads the contents of the Status Register for the addressed bank.

One bus write cycle is required to issue the Read Status Register command. Once a bank is in read Status Register mode, subsequent read operations output the contents of the Status Register.

The Status Register data is latched on the falling edge of the Chip Enable or Output Enable signals. Either Chip Enable or Output Enable must be toggled to update the Status Register data.

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read the Status Register. A Read Array command is required to return the bank to read array mode.

See [Table 10](#) for the description of the Status Register bits.

4.3 Read Electronic Signature command

The Read Electronic Signature command reads the manufacturer and device codes, the lock status of the addressed bank, the Protection Register, and the Configuration Register.

One bus write cycle is required to issue the Read Electronic Signature command. Once a bank is in read electronic signature mode, subsequent read operations in the same bank output the manufacturer code, the device code, the lock status of the addressed bank, the Protection Register, or the Configuration Register (see [Table 8](#)).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register program operations. Dual operations between the parameter bank and the electronic signature location are not allowed (see [Table 16: Dual operation limitations](#) for details).

If a Read Electronic Signature command is issued to a bank that is executing a program or erase operation, the bank goes into read electronic signature mode. Subsequent bus read cycles output the electronic signature data and the Program/Erase Controller continues to program or erase in the background.

The Read Electronic Signature command only changes the read mode of the addressed bank. The read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read the electronic signature. A Read Array command is required to return the bank to read array mode.

4.4 Read CFI Query command

The Read CFI Query command reads data from the common Flash interface (CFI).

One bus write cycle is required to issue the Read CFI Query command. Once a bank is in read CFI query mode, subsequent bus read operations in the same bank read from the common Flash interface.

The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank that is executing a program or erase operation, the bank goes into read CFI query mode. Subsequent bus read cycles output the CFI data and the Program/Erase Controller continues to program or erase in the background.

The Read CFI Query command only changes the read mode of the addressed bank; the read modes of other banks are not affected. Only asynchronous read and single synchronous read operations should be used to read from the CFI. A Read Array command is required to return the bank to read array mode. Dual operations between the parameter bank and the CFI memory space are not allowed (see [Table 16: Dual operation limitations](#) for details).

See [Appendix B: Common Flash interface](#) and Tables [42](#), [43](#), [44](#), [45](#), [46](#), [47](#), [48](#), [49](#), [50](#) and [51](#) for details on the information contained in the common Flash interface memory area.

4.5 Clear Status Register command

The Clear Status Register command resets (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register.

One bus write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

4.6 Block Erase command

The Block Erase command erases a block. It sets all the bits within the selected block to '1', and all previous data in the block is lost.

If the block is protected then the erase operation aborts, the data in the block does not change, and the Status Register outputs the error.

Two bus write cycles are required to issue the command:

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the block erase confirm code, Status Register bits SR4 and SR5 are set and the command is aborted.

Once the command is issued the bank enters read Status Register mode and any read operation within the addressed bank outputs the contents of the Status Register. A Read Array command is required to return the bank to read array mode.

During block erase operations the bank containing the block being erased only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query, and the Program/Erase Suspend commands; all other commands are ignored.

The block erase operation aborts if Reset, \overline{RP} , goes to V_{IL} . As data integrity cannot be guaranteed when the block erase operation is aborted, the block must be erased again.

Refer to [Section 8](#) for detailed information about simultaneous operations allowed in banks not being erased.

Typical Erase times are given in [Table 18: Program/erase times and endurance cycles](#).

See [Appendix C, Figure 21: Block erase flowchart and pseudocode](#) for a suggested flowchart for using the Block Erase command.

4.7 Blank Check command

The Blank Check command checks whether a main array block has been completely erased. Only one block at a time can be checked. To use the Blank Check command V_{PP} must be equal to V_{PPH} . If V_{PP} is not equal to V_{PPH} , the device ignores the command and no error is shown in the Status Register.

Two bus cycles are required to issue the Blank Check command:

- The first bus cycle writes the Blank Check command (BCh) to any address in the block to be checked.
- The second bus cycle writes the Blank Check Confirm command (CBh) to any address in the block to be checked and starts the blank check operation.

If the second bus cycle is not Blank Check Confirm, Status Register bits SR4 and SR5 are set to '1' and the command aborts.

Once the command is issued, the addressed bank automatically enters Status Register mode and further reads within the bank output the Status Register contents.

The only operation permitted during blank check is read Status Register. Dual operations are not supported while a blank check operation is in progress. Blank check operations cannot be suspended and are not allowed while the device is in Program/Erase Suspend.

The SR7 Status Register bit indicates the status of the blank check operation in progress. SR7 = '0' means that the blank check operation is still ongoing, and SR7 = '1' means that the operation is complete.

The SR5 Status Register bit goes High (SR5 = '1') to indicate that the blank check operation has failed.

At the end of the operation the bank remains in the read Status Register mode until another command is written to the command interface.

See [Appendix C, Figure 18: Blank check flowchart and pseudocode](#) for a suggested flowchart for using the Blank Check command.

Typical blank check times are given in [Table 18: Program/erase times and endurance cycles](#).

4.8 Program command

The program command programs a single word to the memory array.

If the block being programmed is protected, then the program operation will abort, the data in the block does not change and the Status Register outputs the error.

Two bus write cycles are required to issue the Program command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller.

Once the programming has started, read operations in the bank being programmed output the Status Register content.

During a program operation, the bank containing the word being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query, and the Program/Erase Suspend commands; all other commands are ignored. A Read Array command is required to return the bank to read array mode.

Refer to [Section 8](#) for detailed information about simultaneous operations allowed in banks not being programmed.

Typical program times are given in [Table 18: Program/erase times and endurance cycles](#).

The program operation aborts if Reset, \overline{RP} , goes to V_{IL} . As data integrity cannot be guaranteed when the program operation is aborted, the word must be reprogrammed.

See [Appendix C, Figure 17: Program flowchart and pseudocode](#) for the flowchart for using the Program command.

4.9 Buffer Program command

The Buffer Program command uses the device's 32-word write buffer to speed up programming. Up to 32 words can be loaded into the write buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered Program command.

Four successive steps are required to issue the Buffer Program command:

1. The first bus write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.
After the first bus write cycle, read operations in the bank output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), re-issue the Buffer Program command to update the Status Register contents.
2. The second bus write cycle sets up the number of words to be programmed. Value n is written to the same block address, where $n+1$ is the number of words to be programmed.
3. Use $n+1$ bus write cycles to load the address and data for each word into the write buffer. Addresses must lie within the range from the start address to the start address + n , where the start address is the location of the first data to be programmed. Optimum performance is obtained when the start address corresponds to a 32-word boundary.
4. The final bus write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the buffer program operation must be within the same block.

Address combinations that are invalid or that do not follow the correct bus write cycle sequence set an error in the Status Register and abort the operation without affecting the data in the memory array.

If the block being programmed is protected an error is set in the Status Register and the operation aborts without affecting the data in the memory array.

During buffer program operations the bank being programmed only accepts the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query, and Program/Erase Suspend commands; all other commands are ignored.

Refer to [Section 8](#) for detailed information about simultaneous operations allowed in banks not being programmed.

See [Appendix C, Figure 19: Buffer program flowchart and pseudocode](#) for a suggested flowchart on using the Buffer Program command.

4.10 Buffer Enhanced Factory Program command

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical.

It is used to program one or more write buffer(s) of 32 words to a block. Once the device enters buffer enhanced factory program mode, the write buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

If the block being programmed is protected, then the program operation aborts, the data in the block does not change, and the Status Register outputs the error.

The use of the Buffer Enhanced Factory Program command requires certain operating conditions:

- V_{PP} must be set to V_{PPH}
- V_{DD} must be within operating range
- Ambient temperature T_A must be $30^{\circ}\text{C} \pm 10^{\circ}\text{C}$
- The targeted block must be unlocked
- The start address must be aligned with the start of a 32-word buffer boundary
- The address must remain the start address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory program operation and the command cannot be suspended.

The Buffer Enhanced Factory Program Command consists of three phases: the setup phase, the program and verify phase, and the exit phase. Refer to [Table 7: Factory commands](#) for detailed information.

4.10.1 Setup phase

The Buffer Enhanced Factory Program command requires two bus write cycles to initiate the command:

- The first bus write cycle sets up the Buffer Enhanced Factory Program command.
- The second bus write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register. The Read Status Register command must not be issued or it is interpreted as data to program.

The Status Register P/EC Bit SR7 should be read to check that the P/EC is ready to proceed to the next phase.

If an error is detected, SR4 goes high (set to '1') and the Buffer Enhanced Factory program operation is terminated. See [Section 5: Status Register](#) for details on the error.

4.10.2 Program and verify phase

The program and verify phase requires 32 cycles to program the 32 words to the write buffer. The data is stored sequentially, starting at the first address of the write buffer, until the write buffer is full (32 words). To program less than 32 words, the remaining words should be programmed with FFFFh.

Three successive steps are required to issue and execute the program and verify phase of the command:

1. Use one bus write operation to latch the start address and the first word to be programmed. The Status Register bank write status bit SR0 should be read to check that the P/EC is ready for the next word.

2. Each subsequent word to be programmed is latched with a new bus write operation. The address must remain the start address as the P/EC increments the address location. If any address is given that is not in the same block as the start address, the program and verify phase terminates. Status Register bit SR0 should be read between each bus write cycle to check that the P/EC is ready for the next word.
3. Once the write buffer is full, the data is programmed sequentially to the memory array. After the program operation the device automatically verifies the data and reprograms if necessary.

The program and verify phase can be repeated, without re-issuing the command, to program additional 32-word locations as long as the address remains in the same block.

4. Finally, after all words, or the entire block, have been programmed, write one bus write operation to any address outside the block containing the start address, to terminate program and verify phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register may be checked for errors at any time but it must be checked after the entire block has been programmed.

4.10.3 Exit phase

Status Register P/EC bit SR7 set to '1' indicates that the device has exited the buffer enhanced factory program operation and returned to read Status Register mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See [Section 5: Status Register](#) for more details.

For optimum performance the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded the internal algorithm continues to work properly but some degradation in performance is possible. Typical program times are given in [Table 18](#).

See [Appendix C, Figure 25: Buffer enhanced factory program flowchart and pseudocode](#) for a suggested flowchart on using the Buffer Enhanced Factory Program command.

4.11 Program/Erase Suspend command

The Program/Erase Suspend command pauses a program or block erase operation. The command can be addressed to any bank.

The Program/Erase Resume command is required to restart the suspended operation.

One bus write cycle is required to issue the Program/Erase Suspend command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register is set to '1'.

The following commands are accepted during program/erase suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI Query
- Clear Status Register

In addition, if the suspended operation was a block erase then the following commands are also accepted:

- Set Configuration Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Lock
- Block Lock-Down
- Block Unlock.

During an erase suspend the block being erased can be protected by issuing the Block Lock or Block Lock-Down commands. When the Program/Erase Resume command is issued the operation completes.

It is possible to accumulate multiple suspend operations. For example, it is possible to suspend an erase operation, start a program operation, suspend the program operation, and then read the array.

If a Program command is issued during a block erase suspend, the erase operation cannot be resumed until the program operation has completed.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank was in read Status Register, read electronic signature or read CFI query mode the bank remains in that mode and outputs the corresponding data.

Refer to [Section 8](#) for detailed information about simultaneous operations allowed during program/erase suspend.

During a program/erase suspend, the device can be placed in standby mode by taking Chip Enable to V_{IH} . Program/erase is aborted if Reset, RP, goes to V_{IL} .

See [Appendix C, Figure 20: Program suspend and resume flowchart and pseudocode](#), and [Figure 22: Erase suspend and resume flowchart and pseudocode](#) for flowcharts for using the Program/Erase Suspend command.

4.12 Program/Erase Resume command

The Program/Erase Resume command restarts the program or erase operation suspended by the Program/Erase Suspend command. One bus write cycle is required to issue the command. The command can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in read Status Register, read electronic signature or read CFI query mode the bank remains in that mode and outputs the corresponding data.

If a Program command is issued during a block erase suspend, then the erase cannot be resumed until the program operation has completed.

See [Appendix C, Figure 20: Program suspend and resume flowchart and pseudocode](#), and [Figure 22: Erase suspend and resume flowchart and pseudocode](#) for flowcharts for using the Program/Erase Resume command.

4.13 Protection Register Program command

The Protection Register Program command programs the user one-time-programmable (OTP) segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown in [Figure 4: Protection Register memory map](#).

The segments are programmed one word at a time. When shipped, all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two bus write cycles are required to issue the Protection Register Program command:

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation has started.

Attempting to program a previously protected Protection Register results in a Status Register error.

The Protection Register Program cannot be suspended. Dual operations between the parameter bank and the Protection Register memory space are not allowed (see [Table 16: Dual operation limitations](#) for details).

The two Protection Register Locks protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to [Figure 4: Protection Register memory map](#) and [Table 9: Protection Register locks](#) for details on the lock bits.

See [Appendix C, Figure 24: Protection Register program flowchart and pseudocode](#) for a flowchart for using the Protection Register Program command.

4.14 Set Configuration Register command

The Set Configuration Register command rewrites a new value to the Configuration Register.

Two bus write cycles are required to issue the Set Configuration Register command:

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is ADQ0 = CR0, ADQ1 = CR1, ..., ADQ15 = CR15. Addresses A16-Amax are ignored.

Read operations output the array content after the Set Configuration Register command is issued.

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

4.15 Block Lock command

The Block Lock command locks a block and prevents program or erase operations from changing the data in it. All blocks are locked after power-up or reset.

Two bus write cycles are required to issue the Block Lock command:

- The first bus cycle sets up the Block Lock command.
- The second bus write cycle latches the block address and locks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. [Table 17](#) shows the lock status after issuing a Block Lock command.

Once set, the block lock bits remain set even after a hardware reset or power-down/power-up. They are cleared by a Block Unlock command.

Refer to [Section 9: Block locking](#), for a detailed explanation. See [Appendix C, Figure 23: Locking operations flowchart and pseudocode](#) for a flowchart for using the Lock command.

4.16 Block Unlock command

The Block Unlock command unlocks a block, allowing the block to be programmed or erased.

Two bus write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second bus write cycle latches the block address and unlocks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. [Table 17](#) shows the protection status after issuing a Block Unlock command.

Refer to [Section 9: Block locking](#) for a detailed explanation and [Appendix C, Figure 23: Locking operations flowchart and pseudocode](#) for a flowchart for using the Block Unlock command.

4.17 Block Lock-Down command

The Block Lock-Down command locks down a locked or unlocked block.

A locked-down block cannot be programmed or erased. The lock status of a locked-down block cannot be changed when \overline{WP} is low, V_{IL} . When \overline{WP} is high, V_{IH} , the lock-down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two bus write cycles are required to issue the Block Lock-Down command:

- The first bus cycle sets up the Block Lock-Down command.
- The second bus write cycle latches the block address and locks-down the block.

The lock status can be monitored for each block using the Read Electronic Signature command.

Locked-down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. [Table 17](#) shows the lock status after issuing a Block Lock-Down command.

Refer to [Section 9: Block locking](#) for a detailed explanation and [Appendix C, Figure 23: Locking operations flowchart and pseudocode](#) for a flowchart for using the Lock-Down command.

Table 6. Standard commands⁽¹⁾

Commands	Cycles	Bus operations					
		1st cycle			2nd cycle		
		Op.	Add	Data	Op.	Add	Data
Read Array	1+	Write	BKA	FFh	Read	WA	RD
Read Status Register	1+	Write	BKA	70h	Read	BKA ⁽²⁾	SRD
Read Electronic Signature	1+	Write	BKA	90h	Read	BKA ⁽²⁾	ESD
Read CFI Query	1+	Write	BKA	98h	Read	BKA ⁽²⁾	QD
Clear Status Register	1	Write	X	50h			
Block Erase	2	Write	BKA or BA ⁽³⁾	20h	Write	BA	D0h
Program	2	Write	BKA or WA ⁽³⁾	40h or 10h	Write	WA	PD
Buffer Program ⁽⁴⁾	n+4	Write	BA	E8h	Write	BA	n
		Write	PA ₁	PD ₁	Write	PA ₂	PD ₂
		Write	PA _{n+1}	PD _{n+1}	Write	X	D0h
Program/Erase Suspend	1	Write	X	B0h			
Program/Erase Resume	1	Write	X	D0h			
Protection Register Program	2	Write	PRA	C0h	Write	PRA	PRD
Set Configuration Register	2	Write	CRD	60h	Write	CRD	03h
Block Lock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	01h
Block Unlock	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	D0h
Block Lock-Down	2	Write	BKA or BA ⁽³⁾	60h	Write	BA	2Fh

1. X = 'don't care', WA = Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

2. Must be same bank as in the first cycle. The signature addresses are listed in [Table 8](#).

3. Any address within the bank can be used.

4. n+1 is the number of words to be programmed.

Table 7. Factory commands

Command	Phase	Cycles	Bus write operations ⁽¹⁾									
			1st		2nd		3rd		Final -1		Final	
			Add	Data	Add	Data	Add	Data	Add	Data	Add	Data
Blank Check		2	BA	BCh	BA	CBh						
Buffer Enhanced Factory Program	Setup	2	BKA or WA ⁽²⁾	80h	WA ₁	D0h						
	Program/Verify ⁽³⁾	≥32	WA ₁	PD ₁	WA ₁	PD ₂	WA ₁	PD ₃	WA ₁	PD ₃₁	WA ₁	PD ₃₂
	Exit	1	NOT BA ₁ ⁽⁴⁾	X								

1. WA = Word Address in targeted bank, BKA = Bank Address, PD = Program Data, BA = Block Address, X = 'don't care'.
2. Any address within the bank can be used.
3. The program/verify phase can be executed any number of times as long as the data is to be programmed to the same block.
4. WA₁ is the start address, NOT BA₁ = not block address of WA₁.

Table 8. Electronic signature codes

Code		Address (h)	Data (h)
Manufacturer code		Bank address + 00	0020
Device code	Top	Bank address + 01	882Eh (M58LR128KC) 881Ch (M58LR256KC)
	Bottom	Bank address + 01	882Fh (M58LR128KD) 881Dh (M58LR256KD)
Block protection	Locked	Block address + 02	0001
	Unlocked		0000
	Locked and locked-down		0003
	Unlocked and locked-down		0002
Configuration Register		Bank address + 05	CR ⁽¹⁾
Protection Register PR0 lock	Numonyx factory default	Bank address + 80	0002
	OTP area permanently locked		0000
Protection Register PR0		Bank address + 81 Bank address + 84	Unique device number
		Bank address + 85 Bank address + 88	OTP area
Protection Register PR1 through PR16 lock		Bank address + 89	PRLD ⁽¹⁾
Protection Registers PR1-PR16		Bank address + 8A Bank address + 109	OTP area

1. CR = Configuration Register, PRLD = Protection Register Lock Data

Figure 4. Protection Register memory map




Table 9. Protection Register locks

Lock			Description
Number	Address	Bits	
Lock 1	80h	Bit 0	Preprogrammed to protect unique device number, address 81h to 84h in PR0
		Bit 1	Protects 64 bits of OTP segment, address 85h to 88h in PR0
		Bits 2 to 15	Reserved
Lock 2	89h	Bit 0	Protects 128 bits of OTP segment PR1
		Bit 1	Protects 128 bits of OTP segment PR2
		Bit 2	Protects 128 bits of OTP segment PR3
		⋮	⋮
		Bit 13	Protects 128 bits of OTP segment PR14
		Bit 14	Protects 128 bits of OTP segment PR15
		Bit 15	Protects 128 bits of OTP segment PR16

5 Status Register

The Status Register provides information on the current or previous program or erase operations. Issue a Read Status Register command to read the contents of the Status Register (refer to [Section 4.2: Read Status Register command](#) for more details). To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V_{IH} . The Status Register can only be read using single asynchronous or single synchronous reads. Bus read operations from any address within the bank always read the Status Register during program and erase operations.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in [Table 10: Status Register bits](#). Refer to [Table 10](#) in conjunction with the descriptions in the following sections.

5.1 Program/Erase Controller status bit (SR7)

The Program/Erase Controller status bit indicates whether the Program/Erase Controller is active or inactive in any bank.

When the Program/Erase Controller status bit is Low (set to '0'), the Program/Erase Controller is active. When the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller status bit is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

5.2 Erase suspend status bit (SR6)

The erase suspend status bit indicates that an erase operation has been suspended in the addressed block. When the erase suspend status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The erase suspend status bit should only be considered valid when the Program/Erase Controller status bit is High (Program/Erase Controller inactive). SR6 is set within the erase suspend latency time of the Program/Erase Suspend command being issued, therefore, the memory may still complete the operation rather than entering the suspend mode.

When a Program/Erase Resume command is issued the erase suspend status bit returns Low.

5.3 Erase/blank check status bit (SR5)

The erase/blank check status bit identifies if there was an error during a block erase operation. When the erase/blank check status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that it has erased correctly.

The erase/blank check status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

The erase/blank check status bit also indicates whether an error occurred during the blank check operation. If the data at one or more locations in the block where the blank check command has been issued is different from FFFFh, SR5 is set to '1'.

Once set High, the erase/blank check status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued, otherwise the new command appears to fail.

5.4 Program status bit (SR4)

The program status bit identifies if there was an error during a program operation.

The program status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the program status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the word and still failed to verify that it has programmed correctly.

Attempting to program a '1' to an already programmed bit while $V_{PP} = V_{PPH}$ also sets the Program Status bit High. If V_{PP} is different from V_{PPH} , SR4 remains Low (set to '0') and the attempt is not shown.

Once set High, the program status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued, otherwise the new command appears to fail.

5.5 V_{PP} status bit (SR3)

The V_{PP} status bit identifies an invalid voltage on the V_{PP} pin during program and erase operations. The V_{PP} pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if V_{PP} becomes invalid during an operation.

When the V_{PP} status bit is Low (set to '0'), the voltage on the V_{PP} pin was sampled at a valid voltage.

When the V_{PP} status bit is High (set to '1'), the V_{PP} pin has a voltage that is below the V_{PP} lockout voltage, V_{PPLK} , the memory is protected and program and erase operations cannot be performed.

Once set High, the V_{PP} status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command appears to fail.

5.6 Program suspend status bit (SR2)

The program suspend status bit indicates that a program operation has been suspended in the addressed block. The program suspend status bit should only be considered valid when the Program/Erase Controller status bit is High (Program/Erase Controller inactive).

When the program suspend status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the program suspend latency time of the Program/Erase Suspend command being issued, therefore, the memory may still complete the operation rather than entering the suspend mode.

When a Program/Erase Resume command is issued, the program suspend status bit returns Low.

5.7 Block protection status bit (SR1)

The block protection status bit identifies if a program or block erase operation has tried to modify the contents of a locked or locked-down block.

When the block protection status bit is High (set to '1'), a program or erase operation has been attempted on a locked or locked-down block

Once set High, the block protection status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command appears to fail.

5.8 Bank write/multiple word program status bit (SR0)

The bank write status bit indicates whether the addressed bank is programming or erasing. In buffer enhanced factory program mode the multiple word program bit shows if the device is ready to accept a new word to be programmed to the memory array.

The bank write status bit should only be considered valid when the Program/Erase Controller status bit SR7 is Low (set to '0').

When both the Program/Erase Controller status bit and the bank write status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller status bit is Low (set to '0') and the bank write status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In buffer enhanced factory program mode if the multiple word program status bit is Low (set to '0'), the device is ready for the next word. If the multiple word program status bit is High (set to '1') the device is not ready for the next word.

For further details on how to use the Status Register, see the flowcharts and pseudocodes provided in [Appendix C](#).

Table 10. Status Register bits

Bit	Name	Type	Logic Level ⁽¹⁾	Definition	
SR7	P/EC status	Status	'1'	Ready	
			'0'	Busy	
SR6	Erase suspend status	Status	'1'	Erase suspended	
			'0'	Erase In progress or completed	
SR5	Erase/blank check status	Error	'1'	Erase/blank check error	
			'0'	Erase/blank check success	
SR4	Program status	Error	'1'	Program error	
			'0'	Program success	
SR3	V _{PP} status	Error	'1'	V _{PP} invalid, abort	
			'0'	V _{PP} OK	
SR2	Program suspend status	Status	'1'	Program suspended	
			'0'	Program in progress or completed	
SR1	Block protection status	Error	'1'	Program/erase on protected block, abort	
			'0'	No operation to protected blocks	
SR0	Bank write status	Status	'1'	SR7 = '1'	Not allowed
				SR7 = '0'	Program or erase operation in a bank other than the addressed bank
			'0'	SR7 = '1'	No program or erase operation in the device
				SR7 = '0'	Program or erase operation in addressed bank
	Multiple word program status (buffer enhanced factory program mode)	Status	'1'	SR7 = '1'	Not allowed
				SR7 = '0'	The device is not ready for the next buffer loading or is going to exit the BEFP mode.
			'0'	SR7 = '1'	The device has exited the BEFP mode.
				SR7 = '0'	The device is ready for the next buffer loading.

1. Logic level '1' is High, '0' is Low.

6 Configuration Register

The Configuration Register configures the type of bus access that the memory performs. Refer to [Section 7: Read modes](#) for details on read operations.

The Configuration Register is set through the command interface using the Set Configuration Register command. After a reset or power-up the device is configured for asynchronous read (CR15 = 1). The Configuration Register bits are described in [Table 12](#). They specify the selection of the burst length, burst type, burst X latency and the read operation. Refer to [Figures 5 and 6](#) for examples of synchronous burst configurations.

6.1 Read select bit (CR15)

The read select bit, CR15, switches between asynchronous and synchronous read operations.

When the read select bit is set to '1', read operations are asynchronous, and when the read select bit is set to '0', read operations are synchronous.

Synchronous burst read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the read select bit is set to '1' for asynchronous access.

6.2 X latency bits (CR13-CR11)

The X latency bits are used during synchronous read operations to set the number of clock cycles between the address being latched and the first data becoming available. Refer to [Figure 5: X latency and data output configuration example](#).

For correct operation the X latency bits can only assume the values in [Table 12: Configuration Register](#).

[Table 11](#) shows how to set the X latency parameter, taking into account the speed class of the device and the frequency used to read the Flash memory in synchronous mode.

Table 11. X latency settings

fmax	t _k min	X latency min
30 MHz	33 ns	2
40 MHz	25 ns	3
54 MHz	19 ns	4
66 MHz	15 ns	4
86 MHz	12 ns	6

6.3 Wait polarity bit (CR10)

The wait polarity bit sets the polarity of the Wait signal used in synchronous burst read mode. During synchronous burst read mode the Wait signal indicates whether the data output are valid or a WAIT state must be inserted.

When the wait polarity bit is set to '0' the Wait signal is active Low. When the wait polarity bit is set to '1' the Wait signal is active High.

6.4 Data output configuration bit (CR9)

The data output configuration bit configures the output to remain valid for either one or two clock cycles during synchronous mode.

When the data output configuration bit is '0' the output data is valid for one clock cycle, and when the data output configuration bit is '1' the output data is valid for two clock cycles.

The data output configuration bit must be configured using the following condition:

- $t_K > t_{KQV} + t_{QVK_CPU}$

where

- t_K is the clock period
- t_{QVK_CPU} is the data setup time required by the system CPU
- t_{KQV} is the clock to data valid time.

If this condition is not satisfied, the data output configuration bit should be set to '1' (two clock cycles). Refer to [Figure 5: X latency and data output configuration example](#).

6.5 Wait configuration bit (CR8)

The wait configuration bit controls the timing of the Wait output pin, WAIT, in synchronous burst read mode.

When WAIT is asserted, data is not valid and when WAIT is deasserted, data is valid.

When the wait configuration bit is Low (set to '0') the Wait output pin is asserted during the WAIT state. When the wait configuration bit is High (set to '1'), the Wait output pin is asserted one data cycle before the WAIT state.

6.6 Burst type bit (CR7)

The burst type bit determines the sequence of addresses read during synchronous burst reads. It is High (set to '1'), as the memory outputs from sequential addresses only.

See [Table 13: Burst type definition](#) for the sequence of addresses output from a given starting address in sequential mode.

6.7 Valid clock edge bit (CR6)

The valid clock edge bit, CR6, configures the active edge of the Clock, K, during synchronous read operations. When the valid clock edge bit is Low (set to '0') the falling edge of the Clock is the active edge. When the valid clock edge bit is High (set to '1') the rising edge of the Clock is the active edge.

6.8 Wrap burst bit (CR3)

The wrap burst bit, CR3, selects between wrap and no wrap. Synchronous burst reads can be confined inside the 4, 8 or 16-word boundary (wrap) or overcome the boundary (no wrap).

When the wrap burst bit is Low (set to '0') the burst read wraps. When it is High (set to '1') the burst read does not wrap.

6.9 Burst length bits (CR2-CR0)

The burst length bits set the number of words to be output during a synchronous burst read operation as result of a single address latch cycle.

They can be set for 4 words, 8 words, 16 words or continuous burst, where all the words are read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode, in 4, 8 or 16 words no-wrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is shifted by 1, 2 or 3 positions from the four-word boundary, WAIT is asserted for 1, 2 or 3 clock cycles, respectively, when the burst sequence crosses the first 16-word boundary, to indicate that the device needs an internal delay to read the successive words in the array. WAIT will be asserted only once during a continuous burst access. See also [Table 13: Burst type definition](#).

CR14, CR5 and CR4 are reserved for future use.

Table 12. Configuration Register

Bit	Description	Value	Description
CR15	Read select	0	Synchronous read
		1	Asynchronous read (default at power-on)
CR14	Reserved		
CR13-CR11	X latency	010	2 clock latency ⁽¹⁾
		011	3 clock latency
		100	4 clock latency
		101	5 clock latency
		110	6 clock latency
		111	7 clock latency (default)
		Other configurations reserved	
CR10	Wait polarity	0	WAIT is active Low (default)
		1	WAIT is active High
CR9	Data output configuration	0	Data held for one clock cycle
		1	Data held for two clock cycles (default) ⁽¹⁾
CR8	Wait configuration	0	WAIT is active during WAIT state (default)
		1	WAIT is active one data cycle before WAIT state ⁽¹⁾
CR7	Burst type	0	Reserved
		1	Sequential (default)
CR6	Valid clock edge	0	Falling Clock edge
		1	Rising Clock edge (default)
CR5-CR4	Reserved		
CR3	Wrap burst	0	Wrap
		1	No wrap (default)
CR2-CR0	Burst length	001	4 words
		010	8 words
		011	16 words
		111	Continuous (default)

1. The combination X latency=2, data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.


Table 13. Burst type definition

Mode	Start Add	4 words	8 words	16 words	Continuous burst
		Sequential	Sequential	Sequential	
Wrap	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0-1-2-3-4-5-6...
	1	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0	1-2-3-4-5-6-7...15-WAIT-16-17-18...
	2	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1	2-3-4-5-6-7...15-WAIT-WAIT-16-17-18...
	3	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2	3-4-5-6-7...15-WAIT-WAIT-WAIT-16-17-18...
	...				
	7	7-4-5-6	7-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6	7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17...
	...				
	12				12-13-14-15-16-17-18...
	13				13-14-15-WAIT-16-17-18...
	14				14-15-WAIT-WAIT-16-17-18...
15				15-WAIT-WAIT-WAIT-16-17-18...	

Table 13. Burst type definition (continued)


Mode	Start Add	4 words	8 words	16 words	Continuous burst
		Sequential	Sequential	Sequential	
No-wrap	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	Same as for wrap (wrap /no wrap has no effect on continuous burst)
	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-16	
	2	2-3-4-5	2-3-4-5-6-7-8-9...	2-3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-WAIT-16-17	
	3	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17-18	
	...				
	7	7-8-9-10	7-8-9-10-11-12-13-14	7-8-9-10-11-12-13-14-15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22	
	...				
	12	12-13-14-15	12-13-14-15-16-17-18-19	12-13-14-15-16-17-18-19-20-21-22-23-24-25-26-27	
	13	13-14-15-WAIT-16	13-14-15-WAIT-16-17-18-19-20	13-14-15-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28	
	14	14-15-WAIT-WAIT-16-17	14-15-WAIT-WAIT-16-17-18-19-20-21	14-15-WAIT-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28-29	
15	15-WAIT-WAIT-WAIT-16-17-18	15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22	15-WAIT-WAIT-WAIT-16-17-18-19-20-21-22-23-24-25-26-27-28-29-30		

Figure 5. X latency and data output configuration example



1. Amax is equal to A22 in the M58LR128KC/D and, to A23 in the M58LR256KC/D.
2. The settings shown are X-latency = 4, data output held for one clock cycle.

Figure 6. Wait configuration example



1. Amax is equal to A22 in the M58LR128KC/D and, to A23 in the M58LR256KC/D.

7 Read modes

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous. If the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register (see [Section 6: Configuration Register](#) for details). All banks support both asynchronous and synchronous read operations.

7.1 Asynchronous read mode

In asynchronous read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, common Flash interface or electronic signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

The device features an automatic standby mode. During asynchronous read operations, after a bus inactivity of 150 ns, the device automatically switches to the automatic standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In asynchronous read mode, the WAIT signal is always de-asserted.

See [Table 24: Asynchronous read AC characteristics](#) and [Figure 9: Asynchronous random access read AC waveforms](#) for details.

7.2 Synchronous burst read mode

In synchronous burst read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous burst read mode can only be used to read the memory array. For other read operations, such as read Status Register, read CFI and read electronic signature, single synchronous read or asynchronous random access read must be used.

In synchronous burst read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on valid clock edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of words to be output during a synchronous burst read operation can be configured as 4 words, 8 words, 16 words or continuous (burst length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (data output configuration bit CR9).

The order of the data output can be modified through the wrap burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4, 8 or 16 word boundary (wrap) or overcome the boundary (no wrap).

The WAIT signal may be asserted to indicate to the system that an output delay occurs. This delay depends on the starting address of the burst sequence and on the burst configuration.

WAIT is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16-word burst. It is only deasserted when output data are valid or when \overline{G} is at V_{IH} . In continuous burst read mode a WAIT state occurs when crossing the first 16-word boundary. If the starting address is aligned to the burst length (4, 8 or 16 words) the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See [Table 25: Synchronous read AC characteristics](#) and [Figure 10: Synchronous burst read AC waveforms](#) for details.

7.2.1 Synchronous burst read suspend

A synchronous burst read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) or after the device has output data. When the synchronous burst read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A synchronous burst read operation is suspended when Chip Enable, \overline{E} , is Low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The Clock signal is then halted at V_{IH} or at V_{IL} , and Output Enable, \overline{G} , goes High.

When Output Enable, \overline{G} , becomes Low again and the Clock signal restarts, the synchronous burst read operation is resumed exactly where it stopped.

WAIT, being gated by \overline{E} , becomes deasserted and does not revert to high impedance when \overline{G} goes High. Therefore, if two or more devices are connected to the system's READY signal, to prevent bus contention the WAIT signal of the M58LRxxxKC/D should not be directly connected to the system's READY signal.

WAIT will revert to high-impedance when Chip Enable, \overline{E} , goes High.

See [Table 25: Synchronous read AC characteristics](#) and [Figure 12: Synchronous burst read suspend AC waveforms](#) for details.

7.3 Single synchronous read mode

Single synchronous read operations are similar to synchronous burst read operations except that the memory outputs the same data to the end of the operation.

Synchronous single reads are used to read the electronic signature, Status Register, CFI, block protection status, Configuration Register Status or Protection Register. When the addressed bank is in read CFI, read Status Register or read electronic signature mode, the WAIT signal is deasserted when Output Enable, \overline{G} , is at V_{IH} or for the one clock cycle during which output data is valid. Otherwise, it is asserted.

See [Table 25: Synchronous read AC characteristics](#) and [Figure 11: Single synchronous read AC waveforms](#) for details.

8 Dual operations and multiple bank architecture

The multiple bank architecture of the M58LRxxxKC/D gives greater flexibility for software developers to split the code and data spaces within the memory array. The dual operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The dual operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in program or erase mode).

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended.

Also, if the suspended operation is erase then a program command can be issued to another block, so the device can have one block in erase suspend mode, one programming, and other banks in read mode.

Bus read operations are allowed in another bank between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are possible at any moment in the M58LRxxxKC/D device.

Dual operations between the parameter bank and either of the CFI, the OTP or the electronic signature memory space are not allowed. [Table 16](#) shows which dual operations are allowed or not between the CFI, the OTP, the electronic signature locations and the memory array.

Tables [14](#) and [15](#) show the dual operations possible in other banks and in the same bank.

Table 14. Dual operations allowed in other banks

Status of bank	Commands allowed in another bank							
	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program /Erase Suspend	Program /Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	Yes	Yes	Yes	Yes	–	–	Yes	–
Erasing	Yes	Yes	Yes	Yes	–	–	Yes	–
Program suspended	Yes	Yes	Yes	Yes	–	–	–	Yes
Erase suspended	Yes	Yes	Yes	Yes	Yes	–	–	Yes

Table 15. Dual operations allowed in same bank

Status of bank	Commands allowed in same bank							
	Read Array	Read Status Register	Read CFI Query	Read Electronic Signature	Program, Buffer Program	Block Erase	Program /Erase Suspend	Program /Erase Resume
Idle	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Programming	– ⁽¹⁾	Yes	Yes	Yes	–	–	Yes	–
Erasing	– ⁽¹⁾	Yes	Yes	Yes	–	–	Yes	–
Program suspended	Yes ⁽²⁾	Yes	Yes	Yes	–	–	–	Yes
Erase suspended	Yes ⁽²⁾	Yes	Yes	Yes	Yes ⁽²⁾	–	–	Yes

1. The Read Array command is accepted but the data output is not guaranteed until the program or erase has completed.

2. Not allowed in the block that is being erased or in the word that is being programmed.

Table 16. Dual operation limitations

Current status		Commands allowed			
		Read CFI/OTP/ electronic signature	Read parameter blocks	Read main blocks	
				Located in parameter bank	Not located in parameter bank
Programming/erasing parameter blocks		No	No	No	Yes
Programming/ erasing main blocks	Located in parameter bank	Yes	No	No	Yes
	Not located in parameter bank	Yes	Yes	Yes	In different bank only
Programming OTP		No	No	No	No

9 Block locking

The M58LRxxxKC/D features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/unlock - this first level allows software only control of block locking.
- Lock-down - this second level requires hardware interaction before locking can be changed.
- $V_{PP} \leq V_{PPLK}$ - the third level offers complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to locked, unlocked, and locked-down. [Table 17](#) defines all of the possible protection states (\overline{WP} , ADQ1, ADQ0), and [Appendix C Figure 23](#) shows a flowchart for the locking operations.

9.1 Reading a block's lock status

The lock status of every block can be read in the read electronic signature mode of the device. To enter this mode issue the Read Electronic Signature command. Subsequent reads at the address specified in [Table 8](#) output the protection status of that block.

The lock status is represented by ADQ0 and ADQ1. ADQ0 indicates the block lock/unlock status and is set by the Lock command and cleared by the Unlock command. ADQ0 is automatically set when entering lock-down. ADQ1 indicates the lock-down status and is set by the Lock-Down command. ADQ1 cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

9.2 Locked state

The default status of all blocks on power-up or after a hardware reset is locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from program or erase operations. Any program or erase operations attempted on a locked block return an error in the Status Register. The status of a locked block can be changed to unlocked or locked-down using the appropriate software commands. An unlocked block can be locked by issuing the Lock command.

9.3 Unlocked state

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)) can be programmed or erased. All unlocked blocks return to the locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to locked or locked-down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.

9.4 Lock-down state

Blocks that are locked-down (state (0,1,x)) are protected from program and erase operations (as for locked blocks) but their protection status cannot be changed using software commands alone. A locked or unlocked block can be locked down by issuing the Lock-Down command. Locked-down blocks revert to the locked state when the device is reset or powered-down.

The lock-down function is dependent on the Write Protect, \overline{WP} , input pin.

When $\overline{WP}=0$ (V_{IL}), the blocks in the lock-down state (0,1,x) are protected from program, erase and protection status changes.

When $\overline{WP}=1$ (V_{IH}) the lock-down function is disabled (1,1,x) and locked-down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed.

When the lock-down function is disabled ($\overline{WP}=1$) blocks can be locked (1,1,1) and unlocked (1,1,0) as desired. When $\overline{WP}=0$ blocks that were previously locked-down return to the lock-down state (0,1,x) regardless of any changes that were made while $\overline{WP}=1$.

Device reset or power-down resets all blocks, including those in lock-down, to the locked state.

9.5 Locking operations during erase suspend

Changes to the block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the Status Register until it indicates that the erase operation has been suspended. Next, write the desired lock command sequence to a block and the lock status is changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked down during an erase suspend of the same block, the locking status bits change immediately. But when the erase is resumed, the erase operation completes. Locking operations cannot be performed during a program suspend.

Table 17. Lock status

Current protection status ⁽¹⁾ (\overline{WP} , ADQ1, ADQ0)		Next protection status ⁽¹⁾ (\overline{WP} , ADQ1, ADQ0)			
Current state	Program/erase allowed	After Block Lock command	After Block Unlock command	After Block Lock-Down command	After \overline{WP} transition
1,0,0	yes	1,0,1	1,0,0	1,1,1	0,0,0
1,0,1 ⁽²⁾	no	1,0,1	1,0,0	1,1,1	0,0,1
1,1,0	yes	1,1,1	1,1,0	1,1,1	0,1,1
1,1,1	no	1,1,1	1,1,0	1,1,1	0,1,1
0,0,0	yes	0,0,1	0,0,0	0,1,1	1,0,0
0,0,1 ⁽²⁾	no	0,0,1	0,0,0	0,1,1	1,0,1
0,1,1	no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 ⁽³⁾

1. The lock status is defined by the write protect pin and by ADQ1 ('1' for a locked-down block) and ADQ0 ('1' for a locked block) as read in the Read Electronic Signature command with ADQ1 = V_{IH} and ADQ0 = V_{IL} .
2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to \overline{WP} status.
3. A \overline{WP} transition to V_{IH} on a locked block restores the previous ADQ0 value, giving a 111 or 110.

10 Program and erase times and endurance cycles

The program and erase times and the number of program/erase cycles per block are shown in [Table 18](#). Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in the block are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time. In the M58LRxxxKC/D the maximum number of program/erase cycles depends on the V_{PP} voltage supply used.

Table 18. Program/erase times and endurance cycles^{(1) (2)}

Parameter	Condition		Min	Typ	Typical after 100 kW/E cycles	Max	Unit	
$V_{PP} = V_{DD}$	Erase	Parameter block (16 KWord)			0.4	1	2.5	s
		Main block (64 KWord)	Preprogrammed		1.2	3	4	s
			Not preprogrammed		1.5		4	s
	Program ⁽³⁾	Single word	Word program		12		180	μ s
			Buffer program		12		180	μ s
		Buffer (32 words) (buffer program)			384			μ s
	Main block (64 KWord)			768			ms	
	Suspend latency	Program			20		25	μ s
		Erase			20		25	μ s
	Program/erase cycles (per block)	Main blocks		100 000				cycles
Parameter blocks		100 000				cycles		

Table 18. Program/erase times and endurance cycles^{(1) (2)} (continued)

Parameter	Condition		Min	Typ	Typical after 100 kW/E cycles	Max	Unit
Erase	Parameter block (16 KWord)			0.4		2.5	s
	Main block (64 KWord)			1		4	s
Program ⁽³⁾	Single word	Word program		10		170	μs
		Buffer enhanced factory program ⁽⁴⁾		2.5			μs
	Buffer (32 words)	Buffer program		80			μs
		Buffer enhanced factory program		80			μs
	Main block (64 KWords)	Buffer program		160			ms
		Buffer enhanced factory program		160			ms
	Bank (8 Mbits)	Buffer program		1.28			s
		Buffer enhanced factory program		1.28			s
Program/erase cycles (per block)	Main blocks					1000	cycles
	Parameter blocks					2500	cycles
Blank check	Main blocks			16			ms
	Parameter blocks			4			ms

1. $T_A = -25$ to 85°C ; $V_{DD} = 1.7$ V to 2 V; $V_{DDQ} = 1.7$ V to 2 V.

2. Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).

3. Excludes the time needed to execute the command sequence.

4. This is an average value on the entire device.

11 Maximum ratings

Stressing the device above the rating listed in [Table 19](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute maximum rating conditions for extended periods may affect device reliability. Refer to the Numonyx SURE program and other relevant quality documents.

Table 19. Absolute maximum ratings

Symbol	Parameter	Value		Unit
		Min	Max	
T_A	Ambient operating temperature	-25	85	°C
T_{BIAS}	Temperature under bias	-25	85	°C
T_{STG}	Storage temperature	-65	125	°C
V_{IO}	Input or output voltage	-0.5	$V_{DDQ} + 0.6$	V
V_{DD}	Supply voltage	-0.2	2.45	V
V_{DDQ}	Input/output supply voltage	-0.2	2.45	V
V_{PP}	Program voltage	-0.2	10	V
I_O	Output short circuit current		100	mA
t_{VPPH}	Time for V_{PP} at V_{PPH}		100	hours

12 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables in this section are derived from tests performed under the measurement conditions summarized in [Table 20: Operating and AC measurement conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 20. Operating and AC measurement conditions

Parameter	Min	Max	Units
V_{DD} supply voltage	1.7	2.0	V
V_{DDQ} supply voltage	1.7	2.0	V
V_{PP} supply voltage (factory environment)	8.5	9.5	V
V_{PP} supply voltage (application environment)	-0.4	$V_{DDQ}+0.4$	V
Ambient operating temperature	-25	85	°C
Load capacitance (C_L)	30		pF
Input rise and fall times		5	ns
Input pulse voltages	0 to V_{DDQ}		V
Input and output timing ref. voltages	$V_{DDQ}/2$		V

Figure 7. AC measurement I/O waveform




Figure 8. AC measurement load circuit




Table 21. Capacitance⁽¹⁾

Symbol	Parameter	Test condition	Min	Max	Unit
C _{IN}	Input capacitance	V _{IN} = 0 V	6	8	pF
C _{OUT}	Output capacitance	V _{OUT} = 0 V	8	12	pF

1. Sampled only, not 100% tested.

Table 22. DC characteristics - currents

Symbol	Parameter	Test condition	Typ	Max	Unit
I_{LI}	Input leakage current	$0V \leq V_{IN} \leq V_{DDQ}$		± 1	μA
I_{LO}	Output leakage current	$0V \leq V_{OUT} \leq V_{DDQ}$		± 1	μA
I_{DD1}	Supply current asynchronous read (f = 5 MHz)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	13	15	mA
		4 word	18	20	mA
	Supply current synchronous read (f = 66 MHz)	8 word	20	22	mA
		16 word	22	24	mA
		Continuous	24	26	mA
		4 word	22	25	mA
	Supply current synchronous read (f = 86 MHz)	8 word	25	27	mA
		16 word	30	32	mA
Continuous		33	35	mA	
I_{DD2}	Supply current (reset)	$\overline{RP} = V_{SS} \pm 0.2 V$	M58LR128KC/D 22	70	μA
			M58LR256KC/D 50	70	
I_{DD3}	Supply current (standby)	$\bar{E} = V_{DD} \pm 0.2 V$ $K = V_{SS}$	M58LR128KC/D 22	70	μA
			M58LR256KC/D 50	70	
I_{DD4}	Supply current (automatic standby)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}$	M58LR128KC/D 22	70	μA
			M58LR256KC/D 50	70	
$I_{DD5}^{(1)}$	Supply current (program)	$V_{PP} = V_{PPH}$	10	30	mA
		$V_{PP} = V_{DD}$	20	34	mA
	Supply current (erase)	$V_{PP} = V_{PPH}$	10	30	mA
		$V_{PP} = V_{DD}$	20	34	mA
$I_{DD6}^{(1),(2)}$	Supply current (dual operations)	Program/erase in one bank, asynchronous read in another bank	33	49	mA
		Program/erase in one bank, synchronous read (continuous f = 66 MHz) in another bank	44	60	mA
$I_{DD7}^{(1)}$	Supply current program/ erase suspended (standby)	$\bar{E} = V_{DD} \pm 0.2 V$ $K = V_{SS}$	M58LR128KC/D 22	50	μA
			M58LR256KC/D 50	70	
$I_{PP1}^{(1)}$	V_{PP} supply current (program)	$V_{PP} = V_{PPH}$	2	5	mA
		$V_{PP} = V_{DD}$	0.2	5	μA
	V_{PP} supply current (erase)	$V_{PP} = V_{PPH}$	2	5	mA
		$V_{PP} = V_{DD}$	0.2	5	μA
I_{PP2}	V_{PP} supply current (read)	$V_{PP} \leq V_{DD}$	0.2	5	μA
$I_{PP3}^{(1)}$	V_{PP} supply current (standby)	$V_{PP} \leq V_{DD}$	0.2	5	μA

1. Sampled only, not 100% tested.

2. V_{DD} dual operation current is the sum of read and program or erase currents.

Table 23. DC characteristics - voltages

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
V_{IL}	Input low voltage		0		0.4	V
V_{IH}	Input high voltage		$V_{DDQ} - 0.4$		$V_{DDQ} + 0.4$	V
V_{OL}	Output low voltage	$I_{OL} = 100 \mu A$			0.1	V
V_{OH}	Output high voltage	$I_{OH} = -100 \mu A$	$V_{DDQ} - 0.1$			V
V_{PP1}	V_{PP} program voltage-logic	Program, erase	1.3	1.8	3.3	V
V_{PPH}	V_{PP} program voltage factory	Program, erase	8.5	9.0	9.5	V
V_{PPLK}	Program or erase lockout				0.4	V
V_{LKO}	V_{DD} lock voltage				1	V


Table 24. Asynchronous read AC characteristics

	Symbol	Alt	Parameter		86 MHz	66 MHz	Unit
Read Timings	t_{AVAV}	t_{RC}	Address Valid to Next Address Valid	Min	70	70	ns
	t_{AVQV}	t_{ACC}	Address Valid to Output Valid (Random)	Max	70	70	ns
	t_{ELTV}		Chip Enable Low to Wait Valid	Max	9	11	ns
	$t_{ELQV}^{(2)}$	t_{CE}	Chip Enable Low to Output Valid	Max	70	70	ns
	t_{EHTZ}		Chip Enable High to Wait Hi-Z	Max	11	14	ns
	$t_{EHQX}^{(1)}$	t_{OH}	Chip Enable High to Output Transition	Min	0	0	ns
	$t_{EHQZ}^{(1)}$	t_{HZ}	Chip Enable High to Output Hi-Z	Max	11	14	ns
	$t_{GLQV}^{(2)}$	t_{OE}	Output Enable Low to Output Valid	Max	20	20	ns
	$t_{GLQX}^{(1)}$	t_{OLZ}	Output Enable Low to Output Transition	Min	0	0	ns
	$t_{GHQX}^{(1)}$	t_{OH}	Output Enable High to Output Transition	Min	0	0	ns
	$t_{GHQZ}^{(1)}$	t_{DF}	Output Enable High to Output Hi-Z	Max	11	14	ns
Latch Timings	t_{AVLH}	t_{AVADVH}	Address Valid to Latch Enable High	Min	4	7	ns
	t_{ELLH}	t_{ELADVH}	Chip Enable Low to Latch Enable High	Min	9	10	ns
	t_{LHAX}	t_{ADVHAX}	Latch Enable High to Address Transition	Min	4	5	ns
	t_{LLLH}	$t_{ADVLADVH}$	Latch Enable Pulse Width	Min	7	7	ns
	t_{LLQV}	t_{ADVLQV}	Latch Enable Low to Output Valid (Random)	Max	70	70	ns
	t_{LHGL}	t_{ADVHGL}	Latch Enable High to Output Enable Low	Min	4	5	ns

1. Sampled only, not 100% tested.

2. \bar{Q} may be delayed by up to $t_{ELQV} - t_{GLQV}$ after the falling edge of \bar{E} without increasing t_{ELQV} .


Figure 11. Single synchronous read AC waveforms



- Note 1. The number of clock cycles to be inserted depends on the X latency set in the Configuration Register.
- 2. The WAIT signal is configured to be active during wait state. WAIT signal is active Low.
- 3. Address latched and data output on the rising clock edge.
- 4. Amax is equal to A22 in the M58LR128KC/D and, to A23 in the M58LR256KC/D.


A113800b

Figure 12. Synchronous burst read suspend AC waveforms



AI13801b

Figure 13. Clock input AC waveform



AI06981

Table 25. Synchronous read AC characteristics^{(1) (2)}

Symbol	Alt	Parameter	86 MHz	66 MHz	Unit		
Synchronous Read Timings	t_{AVKH}	t_{AVCLKH}	Address Valid to Clock High	Min	4	5	ns
	t_{ELKH}	t_{ELCLKH}	Chip Enable Low to Clock High	Min	4	5	ns
	t_{ELTV}		Chip Enable Low to Wait Valid	Max	9	11	ns
	t_{EHEL}		Chip Enable Pulse Width (subsequent synchronous reads)	Min	11	14	ns
	t_{EHTZ}		Chip Enable High to Wait Hi-Z	Max	11	14	ns
	t_{GHTV}		Output Enable High to Wait Valid	Min	11	11	ns
	t_{GLTV}		Output Enable Low to Wait Valid	Max	11	11	ns
	t_{KHAX}	t_{CLKHAX}	Clock High to Address Transition	Min	6	7	ns
	t_{KHQV} t_{KHTV}	t_{CLKHQV}	Clock High to Output Valid Clock High to WAIT Valid	Max	9	11	ns
	t_{KHQX} t_{KHTX}	t_{CLKHQX}	Clock High to Output Transition Clock High to WAIT Transition	Min	2	3	ns
	t_{LLKH}	$t_{ADVLCLKH}$	Latch Enable Low to Clock High	Min	4	5	ns
	Clock Specifications	$t_{KHKH}^{(3)}$	t_{CLK}	Clock Period (f = 66 MHz)	Min		15
Clock Period (f = 86 MHz)					12		
t_{KHKL} t_{KLKH}			Clock High to Clock Low Clock Low to Clock High	Min	3.5	3.5	ns
t_f t_r			Clock Fall or Rise Time	Max	3	3	ns

1. Sampled only, not 100% tested.
2. For other timings please refer to [Table 24: Asynchronous read AC characteristics](#).
3. The device can support jitters of +/-5% on clock frequency.

Table 26. Write AC characteristics, write enable controlled⁽¹⁾

Symbol	Alt	Parameter	86 MHz	66 MHz	Unit	
Write Enable Controlled Timings	t_{AVAV}	t_{WC}	Address Valid to Next Address Valid	Min 70	70	ns
	t_{AVLH}		Address Valid to Latch Enable High	Min 4	7	ns
	t_{DVWH}	t_{DS}	Data Valid to Write Enable High	Min 40	40	ns
	t_{ELLH}		Chip Enable Low to Latch Enable High	Min 9	10	ns
	t_{ELWL}	t_{CS}	Chip Enable Low to Write Enable Low	Min 0	0	ns
	t_{ELQV}		Chip Enable Low to Output Valid	Min 70	70	ns
	t_{GHLL}		Output Enable High to Latch Enable Low	Min 14	20	ns
	t_{LHAX}		Latch Enable High to Address Transition	Min 4	5	ns
	t_{LHGL}		Latch Enable High to Output Enable Low	Min 4	5	ns
	t_{LLLH}		Latch Enable Pulse Width	Min 7	7	ns
	t_{WHDX}	t_{DH}	Write Enable High to Input Transition	Min 0	0	ns
	t_{WHEH}	t_{CH}	Write Enable High to Chip Enable High	Min 0	0	ns
	$t_{WHEL}^{(2)}$		Write Enable High to Chip Enable Low	Min 25	25	ns
	$t_{WHKH}^{(2)}$		Write Enable High to Clock High	Min 35	35	ns
	$t_{WHLL}^{(2)}$		Write Enable High to Latch Enable Low	Min 25	25	ns
	t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low	Min 25	25	ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High	Min 40	45	ns	
Protection Timings	t_{QVVPL}		Output (Status Register) Valid to V_{PP} Low	Min 0	0	ns
	t_{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min 0	0	ns
	t_{VPHWH}	t_{VPS}	V_{PP} High to Write Enable High	Min 200	200	ns
	t_{WHVPL}		Write Enable High to V_{PP} Low	Min 200	200	ns
	t_{WHWPL}		Write Enable High to Write Protect Low	Min 200	200	ns
	t_{WPHWH}		Write Protect High to Write Enable High	Min 200	200	ns

1. Sampled only, not 100% tested.


2. t_{WHEL} , t_{WHLL} , and t_{WHKH} have the values shown when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t_{WHEL} and t_{WHLL} are 0 ns, whilst t_{WHKH} is equal to t_{ELKH} .

Table 27. Write AC characteristics, chip enable controlled⁽¹⁾

Symbol	Alt	Parameter		86 MHz	66 MHz	Unit	
Chip Enable Controlled Timings	t _{AVAV}	t _{WC}	Address Valid to Next Address Valid	Min	70	70	ns
	t _{AVLH}		Address Valid to Latch Enable High	Min	4	7	ns
	t _{DVEH}	t _{DS}	Data Valid to Chip Enable High	Min	40	40	ns
	t _{EHDH}	t _{DH}	Chip Enable High to Input Transition	Min	0	0	ns
	t _{EHEL} ⁽²⁾	t _{WPH}	Chip Enable High to Chip Enable Low	Min	25	25	ns
	t _{EHHK} ⁽²⁾		Chip Enable High to Clock High	Min	35	35	ns
	t _{EHLH}		Chip Enable High to Latch Enable Low	Min	0	0	ns
	t _{EHHW}	t _{CH}	Chip Enable High to Write Enable High	Min	0	0	ns
	t _{ELEH}	t _{WP}	Chip Enable Low to Chip Enable High	Min	40	45	ns
	t _{ELLH}		Chip Enable Low to Latch Enable High	Min	9	10	ns
	t _{ELQV}		Chip Enable Low to Output Valid	Min	70	70	ns
	t _{GHLL}		Output Enable High to Latch Enable Low	Min	14	20	ns
	t _{LHAX}		Latch Enable High to Address Transition	Min	4	5	ns
	t _{LHGL}		Latch Enable High to Output Enable Low	Min	4	5	ns
	t _{LLLH}		Latch Enable Pulse Width	Min	7	7	ns
	t _{WHEL} ⁽²⁾		Write Enable High to Chip Enable Low	Min	25	25	ns
t _{WLEL}	t _{CS}	Write Enable Low to Chip Enable Low	Min	0	0	ns	
Protection Timings	t _{EHVPL}		Chip Enable High to V _{PP} Low	Min	200	200	ns
	t _{EHWPL}		Chip Enable High to Write Protect Low	Min	200	200	ns
	t _{QVVPL}		Output (Status Register) Valid to V _{PP} Low	Min	0	0	ns
	t _{QVWPL}		Output (Status Register) Valid to Write Protect Low	Min	0	0	ns
	t _{VPHEH}	t _{VPS}	V _{PP} High to Chip Enable High	Min	200	200	ns
	t _{WPHEH}		Write Protect High to Chip Enable High	Min	200	200	ns

1. Sampled only, not 100% tested.
2. t_{WHEL}, t_{EHEL}, and t_{EHHK} have the values shown when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t_{WHEL} and t_{EHEL} are 0 ns, whilst t_{EHHK} is equal to t_{ELKH}.

Figure 16. Reset and power-up AC waveforms



A106976

Table 28. Reset and power-up AC characteristics

Symbol	Parameter	Test condition			Unit
t_{PLWL} t_{PLEL} t_{PLGL} t_{PLLL}	Reset Low to Write Enable Low, Chip Enable Low, Output Enable Low, Latch Enable Low	During program	Min	25	μs
		During erase	Min	25	μs
		Other conditions	Min	80	ns
t_{PHWL} t_{PHEL} t_{PHGL} t_{PHLL}	Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low		Min	30	ns
$t_{PLPH}^{(1),(2)}$	\overline{RP} pulse width		Min	50	ns
$t_{VDHPPH}^{(3)}$	Supply voltages High to Reset High		Min	300	μs

1. The device Reset is possible but not guaranteed if $t_{PLPH} < 50$ ns.
2. Sampled only, not 100% tested.
3. It is important to assert \overline{RP} in order to allow proper CPU initialization during power-up or reset.

13 Part ordering information

Table 29. Ordering information scheme

Example:	M58LR256KD	76	5
Device type M58	 		
Architecture L = multilevel, multiple bank, burst mode			
Operating voltage R = $V_{DD} = 1.7\text{ V to }2.0\text{ V}$, $V_{DDQ} = 1.7\text{ V to }2.0\text{ V}$			
Density 128 = 128 Mbit (x16) 256 = 256 Mbit (x16)			
Technology K = 65 nm technology			
Parameter location C = top boot, mux I/O D = bottom boot, mux I/O			
Speed 76 = 70 ns, 66 Mhz speed class 78 = 70 ns, 86 MHz speed class			
Package Not packaged separately ⁽¹⁾			
Temperature range 5 = -25 to 85 °C			

1. The M58LRxxxKC/D are only available as part of a multichip package

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (speed, package, etc.), for daisy chain ordering information or for further information on any aspect of this device, please contact the Numonyx sales office nearest to you.

Appendix A Block address tables

The following set of equations can be used to calculate a complete set of block addresses for the M58LRxxxKC/D using the information contained in Tables 33 to 41.

To calculate the block base address from the block number:

First it is necessary to calculate the bank number and the block number offset. This can be achieved using the following formulas:

$$\text{Bank_Number} = (\text{Block_Number} - 3) / 8$$

$$\text{Block_Number_Offset} = \text{Block_Number} - 3 - (\text{Bank_Number} \times 8),$$

If $\text{Bank_Number} = 0$, the block base address can be directly read from Tables 33 and 39 (parameter bank block addresses) in the address range column, in the row that corresponds to the given block number.

Otherwise:

$$\text{Block_Base_Address} = \text{Bank_Base_Address} + \text{Block_Base_Address_Offset}$$

To calculate the bank number and the block number from the block base address:

If the address is in the range of the parameter bank, the bank number is 0 and the block number can be directly read from Tables 33 and 39 (parameter bank block addresses), in the block number column, in the row that corresponds to the address given. Otherwise, the block number can be calculated using the formulas below:

For the top configuration (M58LR256KC and M58LR128KC):

$$\text{Block_Number} = ((\text{NOT address}) / 2^{16}) + 3$$

For the bottom configuration (M58LR256KD and M58LR128KD):

$$\text{Block_Number} = (\text{address} / 2^{16}) + 3$$

For both configurations the bank number and the block number offset can be calculated using the following formulas:

$$\text{Bank_Number} = (\text{Block_Number} - 3) / 8$$

$$\text{Block_Number_Offset} = \text{Block_Number} - 3 - (\text{Bank_Number} \times 8)$$

Table 30. M58LR128KC - parameter bank block addresses

Block number	Size (KWords)	Address range
0	16	7FC000-7FFFFFF
1	16	7F8000-7FBFFF
2	16	7F4000-7F7FFF
3	16	7F0000-7F3FFF
4	64	7E0000-7EFFFF
5	64	7D0000-7DFFFF
6	64	7C0000-7CFFFF
7	64	7B0000-7BFFFF
8	64	7A0000-7AFFFF
9	64	790000-79FFFF
10	64	780000-78FFFF

Table 31. M58LR128KC - main bank base addresses

Bank number ⁽¹⁾	Block numbers	Bank base address
1	11-18	70 0000
2	19-26	68 0000
3	27-34	60 0000
4	35-42	58 0000
5	43-50	50 0000
6	51-58	48 0000
7	59-66	40 0000
8	67-74	38 0000
9	75-82	30 0000
10	83-90	28 0000
11	91-98	20 0000
12	99-106	18 0000
13	107-114	10 0000
14	115-122	08 0000
15	123-130	00 0000

1. There are two bank regions: bank region 1 contains all the banks that are made up of main blocks only; bank region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 32. M58LR128KC - block addresses in main banks

Block number offset	Block base address offset
0	07 0000
1	06 0000
2	05 0000
3	04 0000
4	03 0000
5	02 0000
6	01 0000
7	00 0000

Table 33. M58LR256KC - parameter bank block addresses

Block number	Size (KWords)	Address range
0	16	FFC000-FFFFFF
1	16	FF8000-FFBFFF
2	16	FF4000-FF7FFF
3	16	FF0000-FF3FFF
4	64	FE0000-FEFFFF
5	64	FD0000-FDFFFF
6	64	FC0000-FCFFFF
7	64	FB0000-FBFFFF
8	64	FA0000-FAFFFF
9	64	F90000-F9FFFF
10	64	F80000-F8FFFF
11	64	F70000-F7FFFF
12	64	F60000-F6FFFF
13	64	F50000-F5FFFF
14	64	F40000-F4FFFF
15	64	F30000-F3FFFF
16	64	F20000-F2FFFF
17	64	F10000-F1FFFF
18	64	F00000-F0FFFF

Table 34. M58LR256KC - main bank base addresses

Bank number ⁽¹⁾	Block numbers	Bank base address
1	19-34	E00000
2	35-50	D00000
3	51-66	C00000
4	67-82	B00000
5	83-98	A00000
6	99-114	900000
7	115-130	800000
8	131-146	700000
9	147-162	600000
10	163-178	500000
11	179-194	400000
12	195-210	300000
13	211-226	200000
14	227-242	100000
15	243-258	000000

1. There are two bank regions: bank region 1 contains all the banks that are made up of main blocks only; bank region 2 contains the banks that are made up of the parameter and main blocks (parameter bank).

Table 35. M58LR256KC - block addresses in main banks

Block number offset	Block base address offset
0	0F0000
1	0E0000
2	0D0000
3	0C0000
4	0B0000
5	0A0000
6	090000
7	080000
8	070000
9	060000
10	050000
11	040000
12	030000
13	020000
14	010000
15	000000

Table 36. M58LR128KD - parameter bank block addresses

Block number	Size (KWords)	Address range
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF

Table 37. M58LR128KD - main bank base addresses

Bank number ⁽¹⁾	Block numbers	Bank base address
15	123-130	78 0000
14	115-122	70 0000
13	107-114	68 0000
12	99-106	60 0000
11	91-98	58 0000
10	83-90	50 0000
9	75-82	48 0000
8	67-74	40 0000
7	59-66	38 0000
6	51-58	30 0000
5	43-50	28 0000
4	35-42	20 0000
3	27-34	18 0000
2	19-26	10 0000
1	11-18	08 0000

1. There are two bank regions: bank region 2 contains all the banks that are made up of main blocks only; bank region 1 contains the banks that are made up of the parameter and main blocks (parameter bank).

Table 38. M58LR128KD - block addresses in main banks

Block number offset	Block base address offset
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000

Table 39. M58LR256KD - parameter bank block addresses

Block number	Size (KWords)	Address range
18	64	0F0000-0FFFFFF
17	64	0E0000-0EFFFF
16	64	0D0000-0DFFFF
15	64	0C0000-0CFFFF
14	64	0B0000-0BFFFF
13	64	0A0000-0AFFFF
12	64	090000-09FFFF
11	64	080000-08FFFF
10	64	070000-07FFFF
9	64	060000-06FFFF
8	64	050000-05FFFF
7	64	040000-04FFFF
6	64	030000-03FFFF
5	64	020000-02FFFF
4	64	010000-01FFFF
3	16	00C000-00FFFF
2	16	008000-00BFFF
1	16	004000-007FFF
0	16	000000-003FFF

Table 40. M58LR256KD - main bank base addresses

Bank number	Block numbers	Bank base address
15	243-258	F00000
14	227-242	E00000
13	211-226	D00000
12	195-210	C00000
11	179-194	B00000
10	163-178	A00000
9	147-162	900000
8	131-146	800000
7	115-130	700000
6	99-114	600000
5	83-98	500000
4	67-82	400000
3	51-66	300000
2	35-50	200000
1	19-34	100000

1. There are two bank regions: bank region 2 contains all the banks that are made up of main blocks only; bank region 1 contains the banks that are made up of the parameter and main blocks (parameter bank).

Table 41. M58LR256KD - block addresses in main banks

Block number offset	Block base address offset
15	0F0000
14	0E0000
13	0D0000
12	0C0000
11	0B0000
10	0A0000
9	090000
8	080000
7	070000
6	060000
5	050000
4	040000
3	030000
2	020000
1	010000
0	000000

Appendix B Common Flash interface

The common Flash interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI query mode and the data structure is read from the memory. Tables [42](#), [43](#), [44](#), [45](#), [46](#), [47](#), [48](#), [49](#), [50](#) and [51](#) show the addresses used to retrieve the data. The query data is always presented on the lowest order data outputs (ADQ0-ADQ7), and the other outputs (ADQ8-ADQ15) are set to 0.

The CFI data structure also contains a security area where a 64-bit unique security number is written (see [Figure 4: Protection Register memory map](#)). This area can be accessed only in read mode by the final user. It is impossible to change the security number after it has been written by Numonyx. Issue a Read Array command to return to read mode.

Table 42. Query structure overview

Offset	Sub-section name	Description
000h	Reserved	Reserved for algorithm-specific information
010h	CFI Query identification string	Command set ID and algorithm data offset
01Bh	System interface information	Device timing and voltage information
027h	Device geometry definition	Flash device layout
P	Primary algorithm-specific extended query table	Additional information specific to the primary algorithm (optional)
A	Alternate algorithm-specific extended query table	Additional information specific to the alternate algorithm (optional)
080h	Security code area	Lock Protection Register Unique device number and user programmable OTP

1. The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables [43](#), [44](#), [45](#) and [46](#). Query data is always presented on the lowest order data outputs.

Table 43. CFI query identification string

Offset	Sub-section name	Description		Value
000h	0020h	Manufacturer code		Numonyx
001h	882Eh 882Fh 881Ch 881Dh	Device code	M58LR128KC M58LR128KD M58LR256KC M58LR256KD	Top Bottom
002h-00Fh	Reserved	Reserved		
010h	0051h	Query unique ASCII string "QRY"		"Q"
011h	0052h			"R"
012h	0059h			"Y"
013h	0001h	Primary algorithm command set and control interface ID code 16-bit ID code defining a specific algorithm		
014h	0000h			
015h	Offset = P = 000Ah	Address for primary algorithm extended query table (see Table 46)		p = 10Ah
016h	0001h			
017h	0000h	Alternate vendor command set and control Interface ID code second vendor - specified algorithm supported		NA
018h	0000h			
019h	Value = A = 0000h	Address for alternate algorithm extended query table		NA
01Ah	0000h			

Table 44. CFI query system interface information

Offset	Data	Description	Value
01Bh	0017h	V _{DD} logic supply minimum program/erase or write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	1.7 V
01Ch	0020h	V _{DD} logic supply maximum program/erase or write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts	2 V
01Dh	0085h	V _{PP} [programming] supply minimum program/erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	8.5 V
01Eh	0095h	V _{PP} [programming] supply maximum program/erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts	9.5 V
01Fh	0004h	Typical timeout per single byte/word program = 2 ⁿ μs	16 μs
020h	0009h	Typical timeout for buffer program = 2 ⁿ μs	512 μs
021h	000Ah	Typical timeout per individual block erase = 2 ⁿ ms	1s
022h	0000h	Typical timeout for full chip erase = 2 ⁿ ms	NA
023h	0004h	Maximum timeout for word program = 2 ⁿ times typical	256 μs
024h	0004h	Maximum timeout for buffer program = 2 ⁿ times typical	8192 μs
025h	0002h	Maximum timeout per individual block erase = 2 ⁿ times typical	4s
026h	0000h	Maximum timeout for chip erase = 2 ⁿ times typical	NA

Table 45. Device geometry definition

Offset	Data	Description	Value	
027h	0018h	M58LR128KC/D device size = 2^n in number of bytes	16 Mbytes	
	0019h	M58LR256KC/D device size = 2^n in number of bytes	32 Mbytes	
028h 029h	0001h 0000h	Flash device interface code description	x16 async.	
02Ah 02Bh	0006h 0000h	Maximum number of bytes in multi-byte program or page = 2^n	64 bytes	
02Ch	0002h	Number of identical sized erase block regions within the device bit 7 to 0 = x = number of erase block regions	2	
TOP DEVICES	02Dh 02Eh	007Eh 0000h	M58LR128KC/D erase block region 1 information Number of identical-size erase blocks = $007Eh+1$	127
		00FEh 0000h	M58LR256KC/D erase block region 1 information Number of identical-size erase blocks = $00FEh+1$	255
	02Fh 030h	0000h 0002h	Erase block region 1 information Block size in region 1 = $0200h * 256$ bytes	128 KByte
	031h 032h	0003h 0000h	Erase block region 2 information Number of identical-size erase blocks = $0003h+1$	4
	033h 034h	0080h 0000h	Erase block region 2 information Block size in region 2 = $0080h * 256$ bytes	32 KByte
	035h 038h	Reserved	Reserved for future erase block region information	NA
	BOTTOM DEVICES	02Dh 02Eh	0003h 0000h	Erase block region 1 information Number of identical-size erase block = $0003h+1$
02Fh 030h		0080h 0000h	Erase block region 1 information Block size in region 1 = $0080h * 256$ bytes	32 KBytes
031h 032h		007Eh 0000h	M58LR128KC/D Erase block region 2 information Number of identical-size erase block = $007Eh+1$	127
		00FEh 0000h	M58LR256KC/D Erase block region 2 information Number of identical-size erase block = $00FEh+1$	255
033h 034h		0000h 0002h	Erase block region 2 information Block size in region 2 = $0200h * 256$ bytes	128 KBytes
035h 038h		Reserved	Reserved for future erase block region information	NA

Table 46. Primary algorithm-specific extended query table

Offset	Data	Description	Value
(P)h = 10Ah	0050h 0052h 0049h	Primary algorithm extended query table unique ASCII string "PRI"	"P" "R" "I"
(P+3)h = 10Dh	0031h	Major version number, ASCII	"1"
(P+4)h = 10Eh	0033h	Minor version number, ASCII	"3"
(P+5)h = 10Fh (P+7)h = 111h (P+8)h = 112h	00E6h 0003h 0000h 0000h	Extended query table contents for primary algorithm. Address (P+5)h contains less significant byte. bit 0 Chip Erase supported(1 = Yes, 0 = No) bit 1 Erase Suspend supported(1 = Yes, 0 = No) bit 2 Program Suspend supported(1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported(1 = Yes, 0 = No) bit 4 Queued Erase supported(1 = Yes, 0 = No) bit 5 Instant individual block locking supported(1 = Yes, 0 = No) bit 6 Protection bits supported(1 = Yes, 0 = No) bit 7 Page mode read supported(1 = Yes, 0 = No) bit 8 Synchronous read supported(1 = Yes, 0 = No) bit 9 Simultaneous operation supported(1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field.	No Yes Yes No No Yes Yes Yes Yes Yes Yes
(P+9)h = 113h	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'	Yes
(P+A)h = 114h (P+B)h = 115h	0003h 0000h	Block Protect Status Defines which bits in the Block Status Register section of the query are implemented. bit 0 Block protect Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes Yes
(P+C)h = 116h	0018h	V _{DD} logic supply optimum program/erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	1.8V
(P+D)h = 117h	0090h	V _{PP} Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	9V

Table 47. Protection Register information

Offset ⁽¹⁾	Data	Description	Value
(P+E)h = 118h	0002h	Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available.	2
(P+F)h = 119h	0080h	Protection Field 1: Protection Description	80h
(P+10)h = 11Ah	0000h	Bits 0-7 Lower byte of protection register address	00h
(P+11)h = 11Bh	0003h	Bits 8-15 Upper byte of protection register address	8 bytes
(P+12)h = 11Ch	0003h	Bits 16-23 2 ⁿ bytes in factory pre-programmed region	8 bytes
(P+13)h = 11Dh	0089h	Protection Register 2: Protection Description	89h
(P+14)h = 11Eh	0000h	Bits 0-31 protection register address	00h
(P+15)h = 11Fh	0000h	Bits 32-39 n number of factory programmed regions (lower byte)	00h
(P+16)h = 120h	0000h	Bits 40-47 n number of factory programmed regions (upper byte)	00h
(P+17)h = 121h	0000h	Bits 48-55 2 ⁿ bytes in factory programmable region	0
(P+18)h = 122h	0000h	Bits 56-63 n number of user programmable regions (lower byte)	0
(P+19)h = 123h	0000h	Bits 64-71 n number of user programmable regions (upper byte)	16
(P+1A)h = 124h	0010h	Bits 72-79 2 ⁿ bytes in user programmable region	0
(P+1B)h = 125h	0000h		0
(P+1C)h = 126h	0004h		16

1. The variable P is a pointer that is defined at CFI offset 015h.

Table 48. Burst read information

Offset ⁽¹⁾	Data	Description	Value
(P+1D)h = 127h	0003h	Page-mode read capability bits 0-7 n' such that 2 ⁿ HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width.	8 bytes
(P+1E)h = 128h	0004h	Number of synchronous mode read configuration fields that follow.	4
(P+1F)h = 129h	0001h	Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 n' such that 2 ⁿ⁺¹ HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width.	4
(P+20)h = 12Ah	0002h	Synchronous mode read capability configuration 2	8
(P+21)h = 12Bh	0003h	Synchronous mode read capability configuration 3	16
(P+22)h = 12Ch	0007h	Synchronous mode read capability configuration 4	Cont.

1. The variable P is a pointer that is defined at CFI offset 015h.

Table 49. Bank and erase block region information^{(1) (2)}

Flash memory (top)		Flash memory (bottom)		Description
Offset	Data	Offset	Data	
(P+23)h = 12Dh	02h	(P+23)h = 12Dh	02h	Number of bank regions within the device

1. The variable P is a pointer that is defined at CFI offset 015h.

2. bank regions. There are two bank regions, see [Table 31](#), [Table 34](#), [Table 37](#) and [Table 40](#).

Table 50. Bank and erase block region 1 information

Flash memory (top)		Flash memory (bottom)		Description
Offset ⁽¹⁾	Data	Offset ⁽¹⁾	Data	
(P+24)h = 12Eh	0Fh	(P+24)h = 12Eh	01h	Number of identical banks within bank region 1
(P+25)h = 12Fh	00h	(P+25)h = 12Fh	00h	
(P+26)h = 130h	11h	(P+26)h = 130h	11h	Number of program or erase operations allowed in bank region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+27)h = 131h	00h	(P+27)h = 131h	00h	Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+28)h = 132h	00h	(P+28)h = 132h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+29)h = 133h	01h	(P+29)h = 133h	02h	Types of erase block regions in bank region 1 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region ⁽²⁾
(P+2A)h = 134h	07h ⁽³⁾ 0Fh ⁽⁴⁾	(P+2A)h = 134h	03h	Bank region 1 erase block type 1 information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+2B)h = 135h	00h	(P+2B)h = 135h	00h	
(P+2C)h = 136h	00h	(P+2C)h = 136h	80h	
(P+2D)h = 137h	02h	(P+2D)h = 137h	00h	
(P+2E)h = 138h	64h	(P+2E)h = 138h	64h	Bank region 1 (erase block type 1)
(P+2F)h = 139h	00h	(P+2F)h = 139h	00h	Minimum block erase cycles × 1000

Table 50. Bank and erase block region 1 information (continued)

Flash memory (top)		Flash memory (bottom)		Description
Offset ⁽¹⁾	Data	Offset ⁽¹⁾	Data	
(P+30)h = 13Ah	01h	(P+30)h = 13Ah	01h	Bank region 1 (erase block type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
(P+31)h = 13Bh	03h	(P+31)h = 13Bh	03h	Bank region 1 (erase block type 1): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted ⁽⁵⁾ Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
		(P+32)h = 13Ch	06h ⁽³⁾	Bank region 1 erase block type 2 information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
		(P+33)h = 13Dh	00h ⁽⁴⁾	
		(P+34)h = 13Eh	00h	
		(P+35)h = 13Fh	02h	
		(P+36)h = 140h	64h	Bank region 1 (erase block type 2) Minimum block erase cycles × 1000
		(P+37)h = 141h	00h	
		(P+38)h = 142h	01h	Bank regions 1 (erase block type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Bits 5-7: reserved
		(P+39)h = 143h	03h	Bank region 1 (erase block type 2): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved

1. The variable P is a pointer that is defined at CFI offset 015h.
2. Bank regions. There are two bank regions, see [Table 31](#), [Table 34](#), [Table 37](#) and [Table 40](#).
3. Applies to M58LR128KC/D only.
4. Applies to M58LR256KC/D only.
5. Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.

Table 51. Bank and erase block region 2 information

Flash memory (top)		Flash memory (bottom)		Description
Offset ⁽¹⁾	Data	Offset ⁽¹⁾	Data	
(P+32)h = 13Ch	01h	(P+3A)h = 144h	0Fh	Number of identical banks within bank region 2
(P+33)h = 13Dh	00h	(P+3B)h = 145h	00h	
(P+34)h = 13Eh	11h	(P+3C)h = 146h	11h	Number of program or erase operations allowed in bank region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+35)h = 13Fh	00h	(P+3D)h = 147h	00h	Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+36)h = 140h	00h	(P+3E)h = 148h	00h	Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations
(P+37)h = 141h	02h	(P+3F)h = 149h	01h	Types of erase block regions in bank region 2 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. ⁽²⁾
(P+38)h = 142h	06h ⁽³⁾ 0Eh ⁽⁴⁾	(P+40)h = 14Ah	07h ⁽³⁾ 0Fh ⁽⁴⁾	Bank region 2 erase block type 1 information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+39)h = 143h	00h	(P+41)h = 14Bh	00h	
(P+3A)h = 144h	00h	(P+42)h = 14Ch	00h	
(P+3B)h = 145h	02h	(P+43)h = 14Dh	02h	
(P+3C)h = 146h	64h	(P+44)h = 14Eh	64h	Bank region 2 (erase block type 1)
(P+3D)h = 147h	00h	(P+45)h = 14Fh	00h	Minimum block erase cycles × 1000
(P+3E)h = 148h	01h	(P+46)h = 150h	01h	Bank region 2 (erase block type 1): Bits per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for “internal ECC used” Bits 5-7: reserved


Table 51. Bank and erase block region 2 information (continued)

Flash memory (top)		Flash memory (bottom)		Description
Offset ⁽¹⁾	Data	Offset ⁽¹⁾	Data	
(P+3F)h = 149h	03h	(P+47)h = 151h	03h	Bank region 2 (erase block type 1): Page mode and Synchronous mode capabilities (defined in Table 48) Bit 0: Page-mode reads permitted ⁽⁵⁾ Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+40)h = 14Ah	03h			Bank region 2 erase block type 0 2 information Bits 0-15: n+1 = number of identical-sized erase blocks Bits 16-31: n×256 = number of bytes in erase block region
(P+41)h = 14Bh	00h			
(P+42)h = 14Ch	80h			
(P+43)h = 14Dh	00h			
(P+44)h = 14Eh	64h			Bank region 2 (erase block type 2) Minimum block erase cycles × 1000
(P+45)h = 14Fh	00h			
(P+46)h = 150h	01h			Bank region 2 (erase block type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for “internal ECC used” Bits 5-7: reserved
(P+47)h = 151h	03h			Bank region 2 (Erase block type 2): Page mode and Synchronous mode capabilities (defined in Table 48) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved
(P+48)h = 152h		(P+48)h = 152h		Feature Space definitions
(P+49)h = 153h		(P+43)h = 153h		Reserved

1. The variable P is a pointer which is defined at CFI offset 015h.
2. Bank regions. There are two bank regions, see [Table 31](#), [Table 34](#), [Table 37](#) and [Table 40](#).
3. Applies to M58LR128KC/D only.
4. Applies to M58LR256KC/D only.
5. Although the device supports Page Read mode, this is not described in the datasheet as its use is not advantageous in a multiplexed device.


Appendix C Flowcharts and pseudocodes

Figure 17. Program flowchart and pseudocode




1. Status check of SR1 (protected block), SR3 (V_{PP} Invalid) and SR4 (program error) can be made after each program operation or after a sequence.
2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
3. Any address within the bank can equally be used.

Figure 18. Blank check flowchart and pseudocode




1. Any address within the bank can equally be used.
2. If an error is found, the Status Register must be cleared before further program/erase operations.

Figure 19. Buffer program flowchart and pseudocode




1. n + 1 is the number of data being programmed.
2. Next program data is an element belonging to buffer_Program[].data; next program address is an element belonging to buffer_Program[].address
3. Routine for error check by reading SR3, SR4 and SR1.

Figure 20. Program suspend and resume flowchart and pseudocode



1. The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.


Figure 21. Block erase flowchart and pseudocode



AI10976


1. If an error is found, the Status Register must be cleared before further program/erase operations.
2. Any address within the bank can equally be used.

Figure 22. Erase suspend and resume flowchart and pseudocode



1. The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.


Figure 23. Locking operations flowchart and pseudocode



AI06176b


1. Any address within the bank can equally be used.

Figure 24. Protection Register program flowchart and pseudocode



1. Status check of SR1 (protected block), SR3 (V_{PP} invalid) and SR4 (program error) can be made after each program operation or after a sequence.
2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.
3. Any address within the bank can equally be used.

Figure 25. Buffer enhanced factory program flowchart and pseudocode



Appendix D Command interface state tables

Table 52. Command interface states - modify table, next state⁽¹⁾

Current CI State	Command Input											
	Read Array ⁽²⁾ (FFh)	Program Setup ⁽³⁾⁽⁴⁾ (10/40h)	Buffer Program ⁽³⁾⁽⁴⁾ (E8h)	Block Erase, Setup ⁽³⁾⁽⁴⁾ (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽³⁾⁽⁴⁾ (D0h)	Blank Check confirm (CBh)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register ⁽⁵⁾ (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)
Ready	Ready	Program Setup	BP Setup	Erase Setup	BEFP Setup	Blank Check setup	Ready					
Lock/CR Setup	Ready (Lock Error)						Ready (unlock block)	Ready (Lock Error)				
OTP	Setup	OTP Busy										
	Busy	OTP Busy	IS in OTP Busy	OTP busy	IS in OTP Busy	OTP Busy						
	IS in OTP busy	OTP Busy										
Program	Setup	Program Busy										
	Busy	Program Busy	IS in Program Busy	Program Busy	IS in Program Busy	Program Busy			Program Suspend	Program Busy		
	IS in Program Busy	Program Busy										
	Suspend	PS	IS in PS	PS	IS in Program Suspend	PS	Program Busy	Program Suspend				
	IS in PS	Program Suspend										
Buffer Program	Setup	Buffer Program Load 1 (give word count load (N-1));										
	Buffer Load 1	if N=0 go to Buffer Program Confirm. Else (N ≠ 0) go to Buffer Program Load 2 (data load)										
	Buffer Load 2	Buffer Program Confirm when count =0; Else Buffer Program Load 2 (note: Buffer Program will fail at this point if any block address is different from the first address)										
	Confirm	Ready (error)					BP Busy	Ready (error)				
	Busy	BP Busy	IS in BP Busy	BP Busy	IS in BP Busy	BP Busy			BP Suspend	Buffer Program Busy		
	IS in BP Busy	Buffer Program Busy										
	Suspend	BP Suspend	IS in BP Suspend	BP Suspend	IS in BP Suspend	BP Suspend	BP busy	Buffer Program Suspend				
IS in BP Suspend	Buffer Program Suspend											

Table 52. Command interface states - modify table, next state⁽¹⁾ (continued)

Current CI State		Command Input										
		Read Array ⁽²⁾ (FFh)	Program Setup ⁽³⁾⁽⁴⁾ (10/40h)	Buffer Program ⁽³⁾⁽⁴⁾ (E8h)	Block Erase, Setup ⁽³⁾⁽⁴⁾ (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽³⁾⁽⁴⁾ (D0h)	Blank Check confirm (CBh)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register ⁽⁵⁾ (50h)
Erase	Setup	Ready (error)					Erase Busy	Ready (error)				
	Busy	Erase Busy	IS in Erase Busy	Erase Busy	IS in Erase Busy	Erase Busy			Erase Suspend	Erase Busy		
	IS in Erase Busy	Erase Busy										
	Suspend	Erase Suspend	Program in ES	BP in ES	IS in Erase Suspend	ES	Erase Busy	Erase Suspend				
	IS in ES	Erase Suspend										
Program in Erase Suspend	Setup	Program Busy in Erase Suspend										
	Busy	Program Busy in ES	IS in Program Busy in ES	Program Busy in ES	IS in Program Busy in ES	Program Busy in ES			PS in ES	Program Busy in Erase Suspend		
	IS in Program busy in ES	Program busy in Erase Suspend										
	Suspend	PS in ES	IS in PS in ES	PS in ES	IS in Program Suspend in ES	PS in ES	Program Busy in ES	Program Suspend in Erase Suspend				
	IS in PS in ES	Program Suspend in Erase Suspend										
Buffer Program in Erase Suspend	Setup	Buffer Program Load 1 in Erase Suspend (give word count load (N-1)); if N=0 go to Buffer Program confirm. Else (N ≠ 0) go to Buffer Program Load 2										
	Buffer Load 1	Buffer Program Load 2 in Erase Suspend (data load)										
	Buffer Load 2	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address)										
	Confirm	Erase Suspend (sequence error)					BP Busy in ES	Erase Suspend (sequence error)				
	Busy	BP Busy in ES	IS in BP Busy in ES	BP busy in ES	IS in BP busy in ES	BP Busy in ES			BP Suspend in ES	Buffer Program Busy in ES		
	IS in BP busy in ES	Buffer Program Busy in Erase Suspend										
	Suspend	BP Suspend in ES	IS in BP Suspend in ES	BP Suspend in ES	IS in BP Suspend in Erase Suspend	BP Suspend in ES	BP Busy in Erase Suspend	Buffer Program Suspend in Erase Suspend				
	IS in BP Suspend in ES	BP Suspend in Erase Suspend										

Table 52. Command interface states - modify table, next state⁽¹⁾ (continued)

Current CI State		Command Input											
		Read Array ⁽²⁾ (FFh)	Program Setup ⁽³⁾⁽⁴⁾ (10/40h)	Buffer Program ⁽³⁾⁽⁴⁾ (E8h)	Block Erase, Setup ⁽³⁾⁽⁴⁾ (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽³⁾⁽⁴⁾ (D0h)	Blank Check confirm (CBh)	Buffer Program, Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register ⁽⁵⁾ (50h)	Read Electronic Signature, Read CFI Query (90h, 98h)
Blank Check	Setup	Ready (error)						Blank Check busy	Ready (error)				
	Busy	Blank Check busy	IS in Blank Check busy	Blank Check busy	IS in Blank Check busy	Blank Check busy							
Lock/CR Setup in Erase Suspend		Erase Suspend (Lock Error)					Erase Suspend	Erase Suspend (Lock Error)					
Buffer EFP	Setup	Ready (error)					BEFP Busy	Ready (error)					
	Busy	BEFP Busy ⁽⁶⁾											

1. CI = Command Interface, CR = Configuration register, BEFP = Buffer Enhanced Factory program, P/E C = Program/Erase controller, IS = Illegal State, BP = Buffer Program, ES = Erase Suspend.
2. At power-up, all banks are in read array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
3. The two cycle command should be issued to the same bank address.
4. If the P/E C is active, both cycles are ignored.
5. The Clear Status Register command clears the SR error bits except when the P/E C. is busy or suspended.
6. BEFP is allowed only when Status Register bit SR0 is reset to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

Table 53. Command interface states - modify table, next output state^{(1) (2)}

Current CI State	Command Input											
	Read Array ⁽³⁾ (FFh)	Program Setup ⁽⁴⁾ (10/40h)	Buffer Program (E8h)	Block Erase, Setup ⁽⁴⁾ (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽⁴⁾ ⁽⁵⁾ (D0h)	Blank Check confirm (CBh)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
Program Setup	Status Register											
Erase Setup												
OTP Setup												
Program Setup in Erase Suspend												
BEFP Setup												
BEFP Busy												
Buffer Program Setup												
Buffer Program Load 1												
Buffer Program Load 2												
Buffer Program Confirm												
Buffer Program Setup in Erase Suspend												
Buffer Program Load 1 in Erase Suspend												
Buffer Program Load 2 in Erase Suspend												
Buffer Program Confirm in Erase Suspend												
Blank Check setup												
Lock/CR Setup												
Lock/CR Setup in Erase Suspend												

Table 53. Command interface states - modify table, next output state^{(1) (2)} (continued)

Current CI State	Command Input											
	Read Array ⁽³⁾ (FFh)	Program Setup ⁽⁴⁾ ⁽⁵⁾ (10/40h)	Buffer Program (E8h)	Block Erase, Setup ⁽⁴⁾ ⁽⁵⁾ (20h)	BEFP Setup (80h)	Blank Check setup (BCh)	Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm ⁽⁴⁾ ⁽⁵⁾ (D0h)	Blank Check confirm (CBh)	Program/ Erase Suspend (B0h)	Read Status Register (70h)	Clear Status Register (50h)	Read Electronic signature, Read CFI Query (90h, 98h)
OTP Busy	Array	Status Register	Status Register	Output Unchanged	Output Unchanged	Status Register	Output Unchanged	Electronic Signature/ CFI	Status Register	Output Unchanged	Electronic Signature/ CFI	Status Register
Ready												
Program Busy												
Erase Busy												
Buffer Program Busy												
Program/Erase Suspend												
Buffer Program Suspend												
Program Busy in Erase Suspend												
Buffer Program Busy in Erase Suspend												
Program Suspend in Erase Suspend												
Buffer Program Suspend in Erase Suspend												
Blank Check busy												
Illegal State	Output Unchanged											

1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.
2. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.
3. At Power-Up, all banks are in read array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.
4. The two cycle command should be issued to the same bank address.
5. If the P/EC is active, both cycles are ignored.

Table 54. Command interface states - lock table, next state⁽¹⁾

Current CI State		Command Input							P/E C operation completed ⁽⁵⁾
		Lock/CR Setup ⁽²⁾ (60h)	OTP Setup ⁽²⁾ (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) ⁽³⁾ (XXXXh)	Illegal Command ⁽⁴⁾	
Ready		Lock/CR Setup	OTP Setup	Ready				N/A	
Lock/CR Setup		Ready (Lock error)		Ready		Ready (Lock error)		N/A	
OTP	Setup	OTP Busy						N/A	
	Busy	IS in OTP Busy		OTP Busy				Ready	
	IS in OTP busy	OTP Busy						IS Ready	
Program	Setup	Program Busy						N/A	
	Busy	IS in Program Busy		Program Busy				Ready	
	IS in Program busy	Program busy						IS Ready	
	Suspend	IS in PS		Program Suspend				N/A	
	IS in PS	Program Suspend							
Buffer Program	Setup	Buffer Program Load 1 (give word count load (N-1));						N/A	
	Buffer Load 1	Buffer Program Load 2 ⁽⁶⁾				Exit	see note ⁽⁶⁾	N/A	
	Buffer Load 2	Buffer Program Confirm when count =0; Else Buffer Program Load 2 (note: Buffer Program will fail at this point if any block address is different from the first address)						N/A	
	Confirm	Ready (error)						N/A	
	Busy	IS in BP Busy		Buffer Program Busy				Ready	
	IS in Buffer Program busy	Buffer Program Busy						IS Ready	
	Suspend	IS in BP Suspend		Buffer Program Suspend				N/A	
	IS in BP Suspend	Buffer Program Suspend							
Erase	Setup	Ready (error)						N/A	
	Busy	IS in Erase Busy		Erase Busy				Ready	
	IS in Erase busy	Erase Busy						IS ready	
	Suspend	Lock/CR Setup in ES	IS in ES	Erase Suspend				N/A	
	IS in ES	Erase Suspend							

Table 54. Command interface states - lock table, next state⁽¹⁾ (continued)

Current CI State		Command Input							P/E C operation completed ⁽⁵⁾
		Lock/CR Setup ⁽²⁾ (60h)	OTP Setup ⁽²⁾ (C0h)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	Block Address (WA0) ⁽³⁾ (XXXXh)	Illegal Command ⁽⁴⁾	
Program in Erase Suspend	Setup	Program Busy in Erase Suspend							N/A
	Busy	IS in Program busy in ES	Program Busy in Erase Suspend						ES
	IS in Program busy in ES	Program Busy in Erase Suspend							IS in ES
	Suspend	IS in PS in ES	Program Suspend in Erase Suspend						N/A
	IS in PS in ES	Program Suspend in Erase Suspend							
Buffer Program in Erase Suspend	Setup	Buffer Program Load 1 in Erase Suspend (give word count load (N-1))							N/A
	Buffer Load 1	Buffer Program Load 2 in Erase Suspend ⁽⁷⁾				Exit	see note ⁽⁷⁾		
	Buffer Load 2	Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address)							
	Confirm	Erase Suspend (sequence error)							
	Busy	IS in BP busy in ES	Buffer Program Busy in Erase Suspend						ES
	IS in BP busy in ES	BP busy in ES							IS in ES
	Suspend	IS in BP suspend in ES	Buffer Program Suspend in Erase Suspend						N/A
	IS in BP Suspend in ES	Buffer Program Suspend in Erase Suspend							
Blank Check	Setup	Ready (error)							N/A
	Blank Check busy	IS in Blank Check busy	Blank Check busy						Ready
Lock/CR Setup in ES		Erase Suspend (Lock error)	Erase Suspend			Erase Suspend (Lock error)		N/A	
BEFP	Setup	Ready (error)							N/A
	Busy	BEFP Busy ⁽⁸⁾				Exit	BEFP Busy ⁽⁸⁾		N/A

1. CI = Command Interface, CR = Configuration register, BEFP = Buffer Enhanced Factory program, P/E C = Program/Erase controller, IS = Illegal State, BP = Buffer program, ES = Erase suspend, WA0 = Address in a block different from first BEFP address.
2. If the P/E C is active, both cycle are ignored.
3. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
4. Illegal commands are those not defined in the command set.
5. N/A: not available. In this case the state remains unchanged.
6. If N=0 go to Buffer Program Confirm. Else (not =0) go to Buffer Program Load 2 (data load)
7. If N=0 go to Buffer Program Confirm in Erase suspend. Else (not =0) go to Buffer Program Load 2 in Erase suspend.
8. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

Table 55. Command interface states - lock table, next output state (1) (2)

Current CI State	Command Input																	
	Lock/CR Setup ⁽³⁾ (60h)	Blank Check setup (BCh)	OTP Setup ⁽³⁾ (C0h)	Blank Check confirm (CBh)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit ⁽⁴⁾ (FFFFh)	Illegal Command ⁽⁵⁾	P. E./C. Operation Completed								
Program Setup	Status Register									Output Unchanged								
Erase Setup																		
OTP Setup																		
Program Setup in Erase Suspend																		
BEFP Setup																		
BEFP Busy																		
Buffer Program Setup																		
Buffer Program Load 1																		
Buffer Program Load 2																		
Buffer Program Confirm																		
Buffer Program Setup in Erase Suspend																		
Buffer Program Load 1 in Erase Suspend																		
Buffer Program Load 2 in Erase Suspend																		
Buffer Program Confirm in Erase Suspend																		
Blank Check setup	Status Register									Output Unchanged								
Lock/CR Setup											Status Register						Array	Status Register
Lock/CR Setup in Erase Suspend											Status Register						Array	Status Register

Table 55. Command interface states - lock table, next output state (continued)^{(1) (2)}

Current CI State	Command Input									
	Lock/CR Setup ⁽³⁾ (60h)	Blank Check setup (BCh)	OTP Setup ⁽³⁾ (C0h)	Blank Check confirm (CBh)	Block Lock Confirm (01h)	Block Lock-Down Confirm (2Fh)	Set CR Confirm (03h)	BEFP Exit ⁽⁴⁾ (FFFh)	Illegal Command ⁽⁵⁾	P. E./C. Operation Completed
OTP Busy	Status Register			Output Unchanged				Array	Output Unchanged	
Ready										
Program Busy										
Erase Busy										
Buffer Program Busy										
Program/Erase Suspend										
Buffer Program Suspend										
Program Busy in Erase Suspend										
Buffer Program Busy in Erase Suspend										
Program Suspend in Erase Suspend										
Buffer Program Suspend in Erase Suspend										
Blank Check busy										
Illegal State	Output Unchanged									

1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.
2. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.
3. If the P/EC is active, both cycles are ignored.
4. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.
5. Illegal commands are those not defined in the command set.

14 Revision history

Table 56. Document revision history

Date	Revision	Changes
09-Jul-2007	1	Initial release.
28-Feb-2008	2	Added 256 Mb density device to document to make the M58LRxxxKCD family datasheet.
20-Mar-2008	3	Applied Numonyx branding.

Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at <http://www.numonyx.com>.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.