

n FEATURES

- Wide V_{CC} operation voltage : 2.4V ~ 5.5V
- Very low power consumption :
 - $V_{CC} = 3.0V$ Operation current : 27mA (Max.) at 55ns
2mA (Max.) at 1MHz
 - Standby current : 0.25uA (Typ.) at 25°C
 - $V_{CC} = 5.0V$ Operation current : 65mA (Max.) at 55ns
10mA (Max.) at 1MHz
 - Standby current : 1.5uA (Typ.) at 25°C
- High speed access time :
 - 55 55ns(Max.) at $V_{CC}=3.0\sim 5.5V$
 - 70 70ns(Max.) at $V_{CC}=2.7\sim 5.5V$
- Automatic power down when chip is deselected
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin.
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V

n DESCRIPTION

The BS616LV4017 is a high performance, very low power CMOS Static Random Access Memory organized as 262,144 by 16 bits and operates from a wide range of 2.4V to 5.5V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical CMOS standby current of 0.25uA at 3.0V/25°C and maximum access time of 55ns at 3.0V/85°C.

Easy memory expansion is provided by an active LOW chip enable (\overline{CE}) and active LOW output enable (\overline{OE}) and three-state output drivers.


The BS616LV4017 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV4017 is available in DICE form, JEDEC standard 44-pin TSOP II and 48-ball BGA package.


n POWER CONSUMPTION

PRODUCT FAMILY	OPERATING TEMPERATURE	POWER DISSIPATION								PKG TYPE
		STANDBY ($I_{CCSB1, Max}$)		Operating ($I_{CC, Max}$)						
		$V_{CC}=5.0V$	$V_{CC}=3.0V$	$V_{CC}=5.0V$			$V_{CC}=3.0V$			
				1MHz	10MHz	f_{Max}	1MHz	10MHz	f_{Max}	
BS616LV4017DC	Commercial +0°C to +70°C	10uA	2.0uA	9mA	39mA	63mA	1.5mA	14mA	26mA	DICE
BS616LV4017AC										BGA-48-0608
BS616LV4017EC										TSOP II-44
BS616LV4017AI	Industrial -40°C to +85°C	20uA	4.0uA	10mA	40mA	65mA	2mA	15mA	27mA	BGA-48-0608
BS616LV4017EI										TSOP II-44

n PIN CONFIGURATIONS



n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.

n PIN DESCRIPTIONS

Name	Function
A0-A17 Address Input	These 18 address inputs select one of the 262,144 x 16-bit in the RAM
$\overline{\text{CE}}$ Chip Enable Input	$\overline{\text{CE}}$ is active LOW. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
$\overline{\text{WE}}$ Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
$\overline{\text{OE}}$ Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
$\overline{\text{LB}}$ and $\overline{\text{UB}}$ Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0-DQ15 Data Input/Output Ports	There 16 bi-directional ports are used to read data from or write data into the RAM.
V_{CC}	Power Supply
V_{SS}	Ground

n TRUTH TABLE

MODE	$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{LB}}$	$\overline{\text{UB}}$	IO0-IO7	IO8-IO15	V _{CC} CURRENT
Chip De-selected (Power Down)	H	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
	X	X	X	H	H	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	H	H	L	X	High Z	High Z	I _{CC}
	L	H	H	X	L	High Z	High Z	I _{CC}
Read	L	H	L	L	L	D _{OUT}	D _{OUT}	I _{CC}
				H	L	High Z	D _{OUT}	I _{CC}
				L	H	D _{OUT}	High Z	I _{CC}
Write	L	L	X	L	L	D _{IN}	D _{IN}	I _{CC}
				H	L	X	D _{IN}	I _{CC}
				L	H	D _{IN}	X	I _{CC}

NOTES: H means V_{IH}; L means V_{IL}; X means don't care (Must be V_{IH} or V_{IL} state)

n ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 ⁽²⁾ to 7.0	V
T _{BIAS}	Temperature Under Bias	-40 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. -2.0V in case of AC pulse width less than 30 ns.

n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	V _{CC}
Commercial	0°C to +70°C	2.4V ~ 5.5V
Industrial	-40°C to +85°C	2.4V ~ 5.5V

n CAPACITANCE ⁽¹⁾ (T_A = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNITS
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{IO}	Input/Output Capacitance	V _{IO} = 0V	8	pF

1. This parameter is guaranteed and not 100% tested.

n DC ELECTRICAL CHARACTERISTICS (T_A = -40°C to +85°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{CC}	Power Supply		2.4	--	5.5	V
V _{IL}	Input Low Voltage		-0.5 ⁽²⁾	--	0.8	V
V _{IH}	Input High Voltage		2.2	--	V _{CC} +0.3 ⁽³⁾	V
I _{IL}	Input Leakage Current	V _{IN} = 0V to V _{CC} CE = V _{IH}	--	--	1	uA
I _{LO}	Output Leakage Current	V _{IO} = 0V to V _{CC} , CE = V _{IH} or OE = V _{IH}	--	--	1	uA
V _{OL}	Output Low Voltage	V _{CC} = Max, I _{OL} = 2.0mA	--	--	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1.0mA	2.4	--	--	V
I _{CC} ⁽⁵⁾	Operating Power Supply Current	CE = V _{IL} , I _{IO} = 0mA, f = F _{MAX} ⁽⁴⁾	--	--	27 65	mA
I _{CC1}	Operating Power Supply Current	CE = V _{IL} , I _{IO} = 0mA, f = 1MHz	--	--	2 10	mA
I _{CCSB}	Standby Current – TTL	CE = V _{IH} , I _{IO} = 0mA	--	--	1.0 2.0	mA
I _{CCSB1} ⁽⁶⁾	Standby Current – CMOS	CE ≥ V _{CC} -0.2V V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V	--	0.25 1.5	4.0 20	uA

1. Typical characteristics are at T_A=25°C and not 100% tested.
2. Undershoot: -1.0V in case of pulse width less than 20 ns.
3. Overshoot: V_{CC}+1.0V in case of pulse width less than 20 ns.
4. F_{MAX}=1/t_{RC}.
5. I_{CC(MAX)} is 26mA/63mA at V_{CC}=3.0V/5.0V and T_A=70°C.
6. I_{CCSB1(MAX)} is 2.0uA/10uA at V_{CC}=3.0V/5.0V and T_A=70°C.


n DATA RETENTION CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V_{DR}	V_{CC} for Data Retention	$\overline{CE} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	1.5	--	--	V
$I_{CCDR}^{(3)}$	Data Retention Current	$\overline{CE} \geq V_{CC}-0.2V$ $V_{IN} \geq V_{CC}-0.2V$ or $V_{IN} \leq 0.2V$	--	0.1	1.5	μA
t_{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t_R	Operation Recovery Time		$t_{RC}^{(2)}$	--	--	ns


1. $V_{CC}=1.5V$, $T_A=25^{\circ}\text{C}$ and not 100% tested.

2. t_{RC} = Read Cycle Time.

3. $I_{CCDR(\text{Max.})}$ is 1.0 μA at $T_A=70^{\circ}\text{C}$.

n LOW V_{CC} DATA RETENTION WAVEFORM (\overline{CE} Controlled)

**n AC TEST CONDITIONS
(Test Load and Input/Output Reference)**

Input Pulse Levels	$V_{CC} / 0V$
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5 V_{CC}
Output Load	$t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}$
	Others




1. Including jig and scope capacitance.



n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)
READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns ($V_{CC}=3.0\sim 5.5\text{V}$)			CYCLE TIME : 70ns ($V_{CC}=2.7\sim 5.5\text{V}$)			UNITS
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time	55	--	--	70	--	--	ns
t_{AVQX}	t_{AA}	Address Access Time	--	--	55	--	--	70	ns
t_{ELQV}	t_{ACS}	Chip Select Access Time ($\overline{\text{CE}}$)	--	--	55	--	--	70	ns
t_{BLQV}	t_{BA}	Data Byte Control Access Time ($\overline{\text{LB}}, \overline{\text{UB}}$)	--	--	55	--	--	70	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	30	--	--	35	ns
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z ($\overline{\text{CE}}$)	10	--	--	10	--	--	ns
t_{BLQX}	t_{BE}	Data Byte Control to Output Low Z ($\overline{\text{LB}}, \overline{\text{UB}}$)	10	--	--	10	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output Low Z	5	--	--	5	--	--	ns
t_{EHQZ}	t_{CHZ}	Chip Select to Output High Z ($\overline{\text{CE}}$)	--	--	30	--	--	35	ns
t_{BHQZ}	t_{BDO}	Data Byte Control to Output High Z ($\overline{\text{LB}}, \overline{\text{UB}}$)	--	--	30	--	--	35	ns
t_{GHQZ}	t_{OHZ}	Output Enable to Output High Z	--	--	25	--	--	30	ns
t_{AVQX}	t_{OH}	Data Hold from Address Change	10	--	--	10	--	--	ns


n SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE 1 ^(1,2,4)



READ CYCLE 2 ^(1,3,4)

READ CYCLE 3 ^(1,4)

NOTES:

1. \overline{WE} is high in read Cycle.
2. Device is continuously selected when $\overline{CE} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$.
The parameter is guaranteed but not 100% tested.


n AC ELECTRICAL CHARACTERISTICS ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)
WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 55ns ($V_{CC}=3.0\sim 5.5\text{V}$)			CYCLE TIME : 70ns ($V_{CC}=2.7\sim 5.5\text{V}$)			UNITS
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	55	--	--	70	--	--	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	--	--	0	--	--	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	55	--	--	70	--	--	ns
t_{ELWH}	t_{CW}	Chip Select to End of Write ($\overline{\text{CE}}$)	55	--	--	70	--	--	ns
t_{BLWH}	t_{BW}	Data Byte Control to End of Write ($\overline{\text{LB}}, \overline{\text{UB}}$)	25	--	--	30	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	30	--	--	35	--	--	ns
t_{WHAX}	t_{WR}	Write Recovery Time ($\overline{\text{CE}}, \overline{\text{WE}}$)	0	--	--	0	--	--	ns
t_{WLQZ}	t_{WHZ}	Write to Output High Z	--	--	25	--	--	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	25	--	--	30	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	0	--	--	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	--	--	25	--	--	30	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	--	--	5	--	--	ns


n SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE 1 ⁽¹⁾



WRITE CYCLE 2 ^(1,6)

NOTES:

1. \overline{WE} must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of \overline{CE} and \overline{WE} low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. t_{WR} is measured from the earlier of \overline{CE} or \overline{WE} going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If \overline{CE} is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$.
The parameter is guaranteed but not 100% tested.
11. t_{CW} is measured from the later of \overline{CE} going low to the end of write.
12. The change of Read/Write cycle must accompany with \overline{CE} or address toggled.

n ORDERING INFORMATION

Note:



BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

n PACKAGE DIMENSIONS

TSOP II-44

n PACKAGE DIMENSIONS (continued)

NOTES

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



VIEW A

48 mini-BGA (6 x 8mm)

n Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
1.2	Add Icc1 characteristic parameter Improve Iccsb1 spec. I-grade from 60uA to 20uA at 5.0V 10uA to 4.0uA at 3.0V C-grade from 30uA to 10uA at 5.0V 5.0uA to 2.0uA at 3.0V	Jan. 13, 2006	
1.3	Change I-grade operation temperature range - from -25°C to -40°C	May. 25, 2006	