

PI3HDMI101

1:1 Active HDMITM Redriver with Optimized Equalization & I²C Buffer

Features

- Supply voltage, $V_{DD} = 3.3V \pm 5\%$
- Support for both DVI and HDMI[™] signals
- Supports both AC-coupled and DC-coupled inputs
- Supports Deep Color™
- High Performance, up to 2.5 Gbps per channel
- 5V Tolerance on I²C path
- Integrated 50-ohm (±10%) termination resistors at each high speed signal input
- Rx Sense Support, CLK-off channel is switched to 250K-Ohm pull-up vs. 50-Ohm pull-up
- Configurable output swing control (400mV, 500mV, 600mV, 750mV, 1000mV)
- Configurable Pre-Emphasis levels (0dB, 1.5dB, 3.5dB, & 6.0dB, 9.0dB)
- Configurable De-Emphasis (0dB, -3.5dB, -6.0dB, -9.5dB)
- Optimized Equalization Single default setting will support all cable lengths
- 8kV Contact ESD protection on all high speed input data channels per IEC 61000-4-2
- Hot insertion support on output high speed pins & SCL/SDA pins only
- Propagation delay ≤ 1 ns
- High Impedance Outputs when disabled
- Packaging (Pb-free & Green): 42-contact TQFN (ZH42)

Description

Pericom Semiconductor's PI3HDMI101 1:1 active redriver circuit is targeted for high-resolution video networks that are based on DVI/HDMI[™] standards and TMDS signal processing. The PI3HDMI101 is an active redriver with Hi-Z outputs. The device receives differential signals from selected video components and drives the video display unit. This solution also provides a unique advanced pre-emphasis technique to increase rise and fall times which are reduced during transmission across long distances.

Each complete HDMI[™]/DVI channel also has slower speed, side band signals, that are required to be switched. Pericom's solution provides a complete solution by integrating the side band buffer together with the high speed buffer in a single solution. Using Equalization at the input of each of the high speed channels, Pericom can successfully eliminate deterministic jitter caused by long cables from the source to the sink. The elimination of the deterministic jitter allows the user to use much longer cables (up to 25 meters).


The maximum DVI/HDMITM Bandwidth of 2.5 Gbps provides 36bit deep colorTM support, which is offered by HDMITM revision 1.3. The PI3HDMI101 also provides enhanced robust ESD/EOS protection of 8kV, which is required by many consumer video networks today.

The Optimized Equalization provides the user a single optimal setting that can provide HDMI[™] compliance for all cable lengths: 1meter to 20meters and color depths of 8bit/ch, or 12bit/ch.

Pericom also offers the ability to fine tune the equalization settings in situations where cable length is known. For example, if 25meter cable length is required, Pericom's solution can be adjusted to 16dB EQ to accept 25meter cable length.




Pin Configuration



TMDS Receiver Block


Each high speed data and clock input has integrated equalization that can eliminate deterministic jitter caused by input cables. All activity can be configured using pin strapping. The Rx block is designed to receive all relevant signals directly from the HDMI[™] connector without any additional circuitry, 3 High speed TMDS data, 1 pixel clock, and DDC signals. Pixel clock channel has following temination scheme for Rx Sense support.



Rx Sense	
L	R_2 switch is open, CLK+/- termination is 250k Ω
Н	R_2 switch is closed, CLK+/- termination is 50Ω



I²C Buffer



Functional Truth Tables

IADJ	External Pull-Up Range	
Н	1K Ω to 2K Ω (HDMI spec)	
L	$> 3K\Omega (4.7K\Omega typically)$	

DDC_EN	Port T / Port R (if no external pull-up resistor	
L	Hi-Z (I2C buffer disable)	
Н	H (I2C buffer enable)	

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of




Pin Description

Pin #	Pin Name	I/O	Description
5, 8, 11, 14	IN_CLK+, IN_D0+, IN_D1+, IN_D2+	Ι	TMDS Positive inputs
4, 7, 10, 13	IN_CLK-, IN_D0-, IN_D1-, IN_D2-	Ι	TMDS Negative inputs
3, 9, 15, 24, 30, 36	GND	Р	Ground
18	ŌĒ	Ι	Output Enable, Active LOW
41	SCL_R	I/O	DDC Clock , Source Side
40	SDA_R	I/O	DDC Data, Source Side
6, 12, 23, 27, 33, 37	V _{DD}	Р	3.3V Power Supply
34, 31, 28, 25	OUT_CLK+, OUT_D0+, OUT_D1+, OUT_D2+	0	TMDS positive outputs
35, 32, 29, 26	OUT_CLK-, OUT_D0-, OUT_ D1-, OUT_D2-	0	TMDS negative outputs
1, 2	EQ_\$0, EQ_\$1	Ι	Equalizer controls, both pins with internal pull-ups
19, 20, 21, 22	OC_S0, OC_S1, OC_S2, OC_S3	Ι	Output buffer controls Note: All 4 pins have internal pull-ups
17	DDC_EN	Ι	I2C path enable
38	SCL_T	I/O	DDC Clock, Sink side
39	SDA_T	I/O	DDC Data, Sink side
16	Rx_Sense	Ι	Rx_Sense control
42	IADJ	Ι	High/Low Voltage Selection, depends on I2C exter- nal pull-up range



Complete high speed input Rx block is as follows:





Truth Table

OE	Function		
0	Active		
1	All TMDS outputs are Hi-Z		

Truth Table 1

OC_S3 ⁽²⁾	OC_S2 ⁽²⁾	OC_S1 ⁽²⁾	OC_S0 ⁽²⁾	Vswing	Pre/De-
				(mV)	emphasis
0	0	0	0	500	0
0	0	0	1	600	0
0	0	1	0	750	0
0	0	1	1	1000	0
0	1	0	0	500	0
0	1	0	1	500	1.5dB
0	1	1	0	500	3.5dB
0	1	1	1	500	6dB
1	0	0	0	400	0
1	0	0	1	400	3.5dB
1	0	1	0	400	6dB
1	0	1	1	400	9dB
1	1	0	0	1000	0
1	1	0	1	660	-3.5dB
1	1	1	0	500	-6dB
1	1	1	1	330	-9dB

EQ Setting Value Logic Table

EQ_S1 ⁽²⁾	EQ_S0 ⁽²⁾	Setting Value @ 825MHz	
0	0	BdB on all high speed inputs	
0	1	3dB on all high speed inputs	
1	0	12dB on all high speed inputs	
1	1	16dB on all high speed inputs	

Notes:

1. External pull-ups are required along SCL/SDA path

2. Internal 100Kohm pull-ups

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of



Maximum Ratings

(Above which useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Supply Voltage to Ground Potential	0.5V to +4.0V
DC Input Voltage	–0.5V to V _{DD}
DC Output Current	
Power Dissipation	
-	

Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Units	
V _{DD}	Supply Voltage	3.135	3.3	3.465	V	
TA	Operating free-air temperature	0		70	°C	
TMDS Diffe	erential Pins	•				
V _{ID}	Receiver peak-to-peak differential input voltage	150		1560	mVp-p	
V _{IC}	Input common mode voltage	2		V _{DD} + 0.01	V	
V _{DD}	TMDS output termination voltage	3.135	3.3	3.465	V	
R _T	Termination resistance when RxSense pin is HIGH	45	50	55	ohm	
TMDS Data Rate	Signaling rate	0.25		2.5	Gbps	
Control Pins	\overline{S} (OC_Sx, EQ_Sx, \overline{OE} , DDC_EN)	•		·	•	
V _{IH}	LVTTL High-level input voltage	2		V _{DD}	v	
V _{IL}	LVTTL Low-level input voltage	GND		0.8] `	
DDC Pins (S	SCL_R, SCL_T, SDA_R, SDA_T)				-	
V _{I(DDC)}	V _{I(DDC)} Input voltage			5.5	V	
I ² C Pins (SC	L_T, SDA_T)					
V _{IH}	High-level input voltage	0.7 x V _{DD}		5.5	V	
V _{IL}	Low-level input voltage	-0.5		0.3 x V _{DD}	V	
V _{ICL}	Low-level input voltage contention ⁽¹⁾	-0.5		0.4	V	
I ² C Pins (SC	· CL_R, SDA_R)	•				
V _{IH}	High-level input voltage	0.7 x V _{DD}		5.5	V	
V _{IL}	Low-level input voltage	-0.5		0.3 x V _{DD}	V	

Notes:

1. VIL specification is for the first low level seen by the SCL/SDA lines. V_{ICL} is for the second and subsequent low levels seen by the TSCL/TSDA lines.



Symbol	Parameter	perating conditions unless otherwise noted Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Units
I _{DD}	Supply Current	$V_{IH} = V_{DD}, V_{IL} = V_{DD} - 0.4V,$ $R_T = 50\text{-ohm}, V_{DD} = 3.3V$ Data Inputs = 1.65 Gbps HDMI data		120		mA
P _D	Power Dissipation	pattern CLK Inputs = 165 MHz clock OC_Sx = Low, x = 0,1,2,3		400		mW
I _{DDQ}	Standby Current	\overline{OE} = HIGH, VDD = 3.3V, Source = off		2		mA
TMDS Dif	ferential Pins					
V _{OH}	Single-ended high-level output voltage		V _{DD} - 10		V _{DD} + 10	
V _{OL}	Single-ended low-level output voltage		V _{DD} - 600		V _{DD} - 400	mV
V _{swing}	Single-ended output swing voltage	$V_{DD} = 3.3V, R_T = 50$ -ohm	400		600	
V _{OD(O)}	Overshoot of output differential volt- age	Pre-emphasis/De-emphasis = 0 dB		6%	15%	2x V _{swing}
V _{OD(U)}	Undershoot of output differential volt- age			12%	25%	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states			0.5	5	mV
I _(OS)	Short circuit output current				12	mA
V _{ODE(SS)}	Steady state output differential voltage	$OC_Sx = GND$, Data Inputs = 250	560		840	
V _{ODE(PP)}	Peak-to-peak output differential voltage	Mbps HDMI data pattern, 25 MHz pixel clock, x = 0,1,2,3			1200	mVp-p
V _{I(open)}	Single-ended input voltage under high impedance input or open input	$I_I = 10 \mu A$	V _{DD} - 10		V _{DD} + 10	mV
R _{INT}	Input termination resistance	V_{IN} = 2.9V, RxSense pin = HIGH	45	50	55	ohm
Control Pi	ns (\overline{OE} , DDC_EN, IADJ)					
I_{IH}	High-level digital input current	$V_{IH} = 2V \text{ or } V_{DD}$	-10		10	μA
I _{IL}	Low-level digital input current	$V_I = GND \text{ or } 0.8 \text{ V}$	-10		10	μA
I ² C Pins (S	CL_T, SDA_T) (T Port)					
I _{ikg}	Input leakage current	$V_{\rm I} = 5.5 \rm V$	-50		50	μA
Ilkg		$V_{I} = V_{DD}$	-10		10	μπ
I _{OH}	High-level output current	$V_{\rm O} = 3.6 {\rm V}$	-10		10	μΑ
I_{IL}	Low-level input current	$V_{IL} = GND$	-40		40	μΑ
V _{OL}	Low-level output voltage	$I_{OL} = 2.5 \text{ mA}$ IADJ = H	0.65		0.9	v
C _{IO}	Input/output capacitance	$V_I = 5.0 V \text{ or } 0 V$, Frequency = 100kHz			25	pF
~10		$V_{I} = 3.0 V \text{ or } 0 V$, Freq = 100kHz			10	P. 1
V _{OH(TTL)} ¹	TTL High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL(TTL) ¹	TTL Low-level output voltage	$I_{OL} = 8 \text{ mA}$			0.4	V

Note:

1. Voh/Vol of external driver at the R and T ports.

HDMI Licensing, LLC in the United States and other countries.

(Table Continued)



	SCL_R, SDA_R Port)		50		50	
I _{ikg}	Input leakage current	$V_{\rm I} = 5.5 {\rm V}$	-50		50	μ.Α
-		$V_{I} = V_{DD}$	-10		10	Ļ
I _{OH}	High-level output current	$V_0 = 3.6 V$	-10		10	μ
I _{IL}	Low-level input current	$V_{IL} = GND$	-10		10	μ.
VOL	Low-level output voltage	$I_{OL} = 4 \text{ mA}, \text{ IADJ} = H$			0.2	1
CI	Input capacitance	$V_{I} = 5.0 \text{ V or } 0 \text{ V}, \text{ Freq} = 100 \text{ kHz}$		ļ	25	p
		$V_{I} = 3.0 V \text{ or } 0 V, Freq = 100 \text{kHz}$	-		10	
	g Characteristics (over recommended ope	1				
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Un
	fferential Pins	1			• • • • •	<u> </u>
tpd	Propagation delay	-			2000	4
t _r	Differential output signal rise time (20% - 80%)		75		240	
t_{f}	Differential output signal fall time (20% - 80%)	$V_{DD} = 3.3V, R_T = 50$ -ohm, pre-emphasis/de-emphasis = 0dB	75		240	
t _{sk(p)}	Pulse skew			10	50	
t _{sk(D)}	Intra-pair differential skew]		23	50	
t _{sk(0)}	Inter-pair differential skew ⁽²⁾	1			100	i p
t _{CLKjit(pp)}	Peak-to-peak output jitter for TMDS clock channel	pre-emphasis/de-emphasis = 0dB, Data Inputs = 1.65 Gbps HDMI data		15	30	
t _{Datajit(pp)}	Peak-to-peak output jitter for TMDS data channels	pattern CLK input = 165 MHz clock		18	50	1
t _{DE}	De-emphasis duration	de-emphasis = -3.5dB, Data Inputs = 250 Mbps HDMI data pattern, CLK output = 25 MHz clock		240		
t _{SX}	Select to switch output				10	
t _{en}	Enable time				200	n
t _{dis}	Disable time				10	
	(SCL_R, SDA_R, SCL_T, SDA_T)				-	
t _{PLH}	Propagation delay time, low-to-high-level output SCL T/SDA T to SCL R/SDA R	$IADJ = V_{DD}$			500	
t _{PHL}	Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R	$C_{LOAD} = 300 \text{ pF}$ Tbuffer : Rpu = 2K, Vpu = 3.0V			136	
t _{PLH}	Propagation delay time, low-to-high-level output SCL_T/SDA_T to SCL_R/SDA_R	Rbuffer : Rpu = 1.2K, Vpu = 3.3V or Rpu = 1.8K, Vpu = 5V			450	
t _{PHL}	Propagation delay time, high-to-low-level output SCL_T/SDA_T to SCL_R/SDA_R	$IADJ = GND$ $C_{LOAD} = 100 \text{ pF}$			136	n
t _r	SCL T/SDA T Output signal rise time				999	ĺ
t _f	SCL T/SDA T Output signal fall time	1			90	
t _r	SCL R/SDA R Output signal rise time	See Fig. A			999	
t _f	SCL R/SDA R Output signal fall time	1			90	
	Enable to start condition	1		6	10	r
t _{set}		4				
t _{hold}	Enable after stop condition tion Multimedia Interface, and Deep Color are trademarks of			6	10	

HDMI Licensing, LLC in the United States and other countries.






Figure A. I²C Timing Test Circuit and Definition



Application Information


Supply Voltage

All V_{DD} pins are recommended to have a 0.01uF capacitor tied from V_{DD} to GND to filter supply noise

TMDS inputs

Standard TMDS terminations have already been integrated into Pericom's PI3HDM101 device. Therefore, external terminations are not required. Any unused port must be left floating and not tied to GND.

Package Mechanical: 42-pin, Low Profile Quad Flat Package (ZH42)



06-0219

Ordering Information

Ordering Code	Package Code	Package Description
PI3HDMI101ZHE	ZH	42-pin, Pb-free & Green TQFN

Notes:

• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

- E = Pb-free and Green
- Adding an X Suffix = Tape/Reel
- HDMI & Deep Color are trademarks of Silicon Image

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

HDMI, High-Definition Multimedia Interface, and Deep Color are trademarks of



HDMI Licensing, LLC, a wholly owned subsidiary of Silicon Image, Inc., is the agent responsible for licensing the HDMI Specification, promoting the HDMI standard and providing education on the benefits of HDMI to retailers and consumers. The HDMI Specification was developed by Sony, Hitachi, Thomson (RCA), Philips, Matsushita (Panasonic), Toshiba and Silicon Image as the digital interface standard for the consumer electronics market. The HDMI specification combines uncompressed high-definition video and multi-channel audio in a single digital interface to provide crystal-clear digital quality over a single cable. For more information about HDMI, please visit www.hdmi.org