

Description




The IW4017B is 5 – stage Johnson counter having 10 decode outputs. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the CLOCK input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times.

The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count. Use of the Johnson counter configuration permits high-speed operation, 2-input decode-gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded Outputs are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY OUT Signal completes one cycle every 10 clock input cycles.

Features


- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1 mA at 18 V over full package-temperature range; 100 nA at 18 V and 25 °C
- Noise margin (over full package temperature range):
 - 1.0 V min @ 5.0 V supply
 - 2.0 V min @ 10.0 V supply
 - 2.5 V min @ 15.0 V supply

Pin Assignment







Package

Logic Diagram



Function Table

| Clock | Clock Enable | Reset | Output State |
|---|---|-------|---|
| L | X | L | no change |
| X | H | L | no change |
| X | X | H | reset counter Q0=H, Q1-Q9=L, C0=H |
|  | L | L | Advance to next state |
|  | X | L | no change |
| X |  | L | no change |
| H |  | L | Advance to next state |

Carry Out=H for Q0,Q1,Q2,Q3 or Q4=H
Carry Out = L otherwise, X = don't care

Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
|-----------|---|----------------------|------|
| V_{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to 20 | V |
| V_{IN} | DC Input Voltage (Referenced to GND) | -0.5 to $V_{CC} 0.5$ | V |
| V_{OUT} | DC Output Voltage (Referenced to GND) | -0.5 to $V_{CC} 0.5$ | V |
| I_{IN} | DC Input Current, per Pin | ± 10 | mA |
| P_D | Power Dissipation in Still Air, Plastic DIP | 750 500 | mW |
| P_D | Power Dissipation per Output Transistor | 100 | mW |
| Tstg | Storage Temperature | -65 to 150 | °C |
| T_L | Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) | 260 | °C |

Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

Derating - Plastic DIP: - 10 mW/ °C from 65° to 125 °C

SOIC Package °C from 65° to 125 °C

Recommended Operating Conditions

| Symbol | Parameter | Min | Max | Unit |
|----------------------|--|-----|----------|------|
| V_{CC} | DC Supply Voltage (Referenced to GND) | 3.0 | 18 | V |
| V_{IN} , V_{OUT} | DC Input Voltage, Output Voltage (Referenced to GND) | 0 | V_{CC} | V |
| T_A | Operating Temperature, All Package Types | -55 | 125 | °C |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC Electrical Characteristics

(Voltages Referenced to GND)

| Symbol 125 | Parameter | Test Conditions | V _{CC} V | Guaranteed Limit | | | Unit |
|------------------------------|---|--|----------------------|------------------|-------|-------|------|
| | | | | ≥ -55°C | 25°C | ≤ | |
| V _{IH} | Minimum High-Level Input Voltage | V _{OUT} =0.5 V or V _{CC} - 0.5 V | 5.0 | 3.5 | 3.5 | 3.5 | V |
| | | V _{OUT} =1.0 V or V _{CC} - 1.0 V | 10 | 7 | 7 | 7 | |
| | | V _{OUT} =1.5 V or V _{CC} - 1.5 V | 15 | 11 | 11 | 11 | |
| V _{IL} | Maximum Low - Level Input Voltage | V _{OUT} =0.5 V or V _{CC} - 0.5 V | 5.0 | 1.5 | 1.5 | 1.5 | V |
| | | V _{OUT} =1.0 V or V _{CC} - 1.0 V | 10 | 3 | 3 | 3 | |
| | | V _{OUT} =1.5 V or V _{CC} - 1.5 V | 15 | 4 | 4 | 4 | |
| V _{OH} | Minimum High-Level Output Voltage | V _{IN} =GND or V _{CC} | 5.0 | 4.95 | 4.95 | 4.95 | V |
| | | | 10 | 9.95 | 9.95 | 9.95 | |
| | | | 15 | 14.95 | 14.95 | 14.95 | |
| | | V _{IL} =1.5V, V _{IH} =3.5V, I _o =-1μA | 5.0 | 4.5 | 4.5 | 4.5 | |
| | | V _{IL} =3.0V, V _{IH} =7.0V, I _o =-1μA | 10 | 9.0 | 9.0 | 9.0 | |
| | V _{IL} =4.0V, V _{IH} =11V, I _o =-1μA | 15 | 13.5 | 13.5 | 13.5 | | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{IN} =GND or V _{CC} | 5.0 | 0.05 | 0.05 | 0.05 | V |
| | | | 10 | 0.05 | 0.05 | 0.05 | |
| | | | 15 | 0.05 | 0.05 | 0.05 | |
| | | V _{IL} =1.5V, V _{IH} =3.5V, I _o =1μA | 5.0 | 0.5 | 0.5 | 0.5 | |
| | | V _{IL} =3.0V, V _{IH} =7.0V, I _o =1μA | 10 | 1.0 | 1.0 | 1.0 | |
| | V _{IL} =4.0V, V _{IH} =11V, I _o =1μA | 15 | 1.5 | 1.5 | 1.5 | | |
| I _{IN} | Maximum Input Leakage Current | V _{IN} = GND or V _{CC} | 18 | ± 0.1 | ± 0.1 | ± 1.0 | uA |
| I _{CC} Quiescent | Maximum Supply Current (per Package) | V _{IN} = GND or V _{CC} | 5.0 | 1.0 | 1.0 | 30 | uA |
| | | | 10 | 2.0 | 2.0 | 60 | |
| | | | 15 | 4.0 | 4.0 | 120 | |
| | | | 20 | 20 | 20 | 600 | |
| | Low (Sink) Current | V _{IN} = GND or V _{CC} | | | | | mA |
| | | V _{OL} =0.4 V | 5.0 | 0.64 | 0.51 | 0.36 | |
| | | V _{OL} =0.5 V | 10 | 1.6 | 1.3 | 0.9 | |
| | V _{OL} =1.5 V | 15 | 4.2 | 3.4 | 2.4 | | |
| I _{OH} | Minimum Output High (Source) Current | V _{IN} = GND or V _{CC} | | | | | mA |
| | | V _{OH} =4.6 V | 5.0 | -0.64 | -0.51 | -0.36 | |
| | | V _{OH} =2.5 V | 5.0 | -2.0 | -1.6 | -1.15 | |
| | | V _{OH} =9.5 V | 10 | -1.8 | -1.3 | -0.9 | |
| | V _{OH} =13.5 V | 15 | -4.2 | -3.4 | -2.4 | | |

AC Electrical Characteristics

 (C_E=50pF, R_E=200 kΩ , Input t_r=t_f=20

| Symbol | Parameter | V _{CC} V | Guaranteed Limit | | | Unit |
|--|--|----------------------|------------------|------|---------|------|
| | | | ≥ -55°C | 25°C | ≤ 125°C | |
| f _{max} | Maximum Clock Frequency | 5.0 | 2.5 | 2.5 | 2.0 | MHz |
| | | 10 | 5 | 5 | 4.0 | |
| | | 15 | 5.5 | 5.5 | 5.0 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Decode Output (Figure 1) | 5.0 | 650 | 650 | 800 | ns |
| | | 10 | 270 | 270 | 350 | |
| | | 15 | 170 | 170 | 250 | |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Carry Output (Figure 1) | 5.0 | 600 | 600 | 750 | ns |
| | | 10 | 250 | 250 | 300 | |
| | | 15 | 160 | 160 | 200 | |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Carry Output or Decode Output (Figure 1) | 5.0 | 200 | 200 | 300 | ns |
| | | 10 | 100 | 100 | 150 | |
| | | 15 | 80 | 80 | 120 | |
| t _{PLH} , t _{PHL} Carry | Maximum Propagation Delay, Reset to Carry | 5.0 | 530 | 530 | 700 | ns |
| | | 10 | 230 | 230 | 300 | |
| | | 15 | 170 | 170 | 250 | |
| C _{IN} | Maximum Input Capacitance | - | | 5 | | pF |

Timing

 (V_{CC}=5.0V ± 10%, C_E=50pF, R_E=200 kΩ , Input t_r=t_f=20

| Symbol | Parameter | V | ns) | | | Unit |
|---------------------------------|---|-----|-----------|------|---------|------|
| | | | ≥ -55°C | 25°C | ≤ 125°C | |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 5.0 | 200 | 200 | 300 | ns |
| | | 10 | 90 | 90 | 150 | |
| | | 15 | 60 | 60 | 100 | |
| t _r , t _f | Maximum Input Rise and Fall Times, Clock (Figure 1) | 5.0 | UNLIMITED | | | ms |
| | | 10 | | | | |
| | | 15 | | | | |
| t _w | Minimum Pulse Width, Reset (Figure 1) | 5.0 | 260 | 260 | 400 | ns |
| | | 10 | 110 | 110 | 180 | |
| | | 15 | 60 | 60 | 100 | |
| t _{rem} | Minimum Removal Time, Reset (Figure 1) | 5.0 | 400 | 400 | 550 | ns |
| | | 10 | 280 | 280 | 400 | |
| | | 15 | 150 | 150 | 200 | |
| t _{SU} | Minimum Setup Time, Clock Inhibit to Clock (Figure 1) | 5.0 | 230 | 230 | 300 | ns |
| | | 10 | 100 | 100 | 150 | |
| | | 15 | 70 | 70 | 100 | |






Figure 1. Switching Waveforms

Timing diagram



Expanded Logic Diagram


Address : 北京市海淀区永定路 88 号长银大厦 6A06--6A07

Rm 6A07, Changyin Office Building, No.88, Yong Ding Road, Hai Dian District, Beijing

Postalcode: 100039

Tel: 86-010-58895780 / 81 / 82 / 83 / 84 Fax : 010-58895793

Http://www.estek.com.cn

Email:sales@estek.com.cn

REV No:01-060833