

# Semicustom

## CMOS

# Standard cell

# CS81 Series

## ■ DESCRIPTION

The CS81 series 0.18  $\mu\text{m}$  CMOS standard cell is a line of highly integrated CMOS ASICs featuring high speed and low power consumption.

This series incorporates up to 40 million gates which have a gate delay time of 11 ps, resulting in both integration and speed about three times higher than conventional products.

In addition, CS81 can operate at a power-supply voltage of down to 1.1 V, substantially reducing power consumption.

## ■ FEATURES

- Technology : 0.18  $\mu\text{m}$  silicon-gate CMOS, 3- to 6-layer wiring capable of integrating a mixture of high-speed processes and cells on a single chip (under development)
- Supply voltage : +1.8 V  $\pm$  0.15 V (normal) to +1.1 V  $\pm$  0.1 V
- Junction temperature range :  $-40$  to  $+125$   $^{\circ}\text{C}$
- Gate delay time :  $t_{pd} = 11$  ps (1.8 V, inverter, F/O = 1)
- Gate power consumption :  $P_d = 5$  nW/MHz/BC (1.1 V, 2-NAND, F/O = 1)
- Support for high speed (62.2 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps) interface macros for transmission
- Output buffer cells with noise reduction circuits
- Inputs with on-chip input pull-up/pull-down resistors (33 k $\Omega$  typical) and bidirectional buffer cells
- Buffer cells dedicated to crystal oscillators
- Special interfaces (P-CML, LVDS, PCI, AGP, USB, SDRAM-I/F, SSTL, and others. including those under development)
- IP macros (CPU (FR, ARM7, ARM9), DSP, PCI, IEEE1394, USB, IrDA, PLL, ADC, DAC, and others. including those under development)
- Capable of incorporating compiled cells (RAM/ROM/multiplier, and others.)
- Configurable internal bus circuits
- Advanced hardware/software co-design environment
- Short-term development using a timing driven layout tool
- Support for static timing sign-off  
Dramatically reducing the time for generating test vectors for timing verification and the simulation time

(Continued)

# CS81 Series

(Continued)

- Hierarchical design environment for supporting large-scale circuits
- Simulation (before layout) considering the input slew rate and detailed RC delay calculation (after layout) , supporting development with minimized timing trouble after trial manufacture
- Support for memory (RAM/ROM) SCAN
- Support for memory (RAM) BIST
- Support for boundary SCAN
- Support for path delay test
- A variety of package options (TQFP, HQFP, EBGA, FBGA, TAB-BGA, FCBGA, LQFP)

## ■ MACRO LIBRARY (Including macros being prepared)

### 1. Logic cells (about 400 types)

- Adder
- AND-OR Inverter
- Clock Buffer
- Latch
- NAND
- AND
- NOR
- SCAN Flip Flop
- ENOR
- AND-OR
- Decoder
- Non-SCAN Flip Flop
- Inverter
- Buffer
- OR-AND
- OR-AND Inverter
- OR
- Selector
- BUS Driver
- EOR
- Others

### 2. IP macros

|                              |  |
|------------------------------|--|
| CPU/DSP                      | FR, SPARClike, ARM7, ARM9, Communications DSP, DSP for AV and others |
| High speed interface macros  | 622 Mbps to 780 Mbps, 2.5 Gbps to 3.125 Gbps                         |
| Interface macro              | PCI, IEEE1394, USB, IrDA, and others                                 |
| Multimedia processing macros | JPEG, MPEG, and others   |
| Mixed signal macros          | ADC, DAC, OPAMP, and others  |
| Compiled macros              | RAM, ROM, multiplier, adder, multiplier-accumulator, and others      |
| PLL                          | Analog PLL, digital PLL  |

### 3. Special I/O interface macros

- T-LVTTL
- LVDS
- IEEE1394
- SSTL
- PCI
- SDRAM-I/F
- HSTL
- AGP
- P-CML
- USB

## ■ COMPILED CELLS

Compiled cells are macro cells which are automatically generated with the bit/word configuration specified. The CS81 series has the following types of compiled cells. (Note that each macro is different in word/bit range depending on the column type.)

### 1. Clock synchronous single-port RAM (1 address : 1 RW)

- High density type/Partial write type

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 4           | 16 to 72 K      | 16 to 1 K  | 1 to 72   | bit  |
| 16          | 64 to 72 K      | 64 to 4 K  | 1 to 18   | bit  |

- High speed type

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 8           | 256 to 144 K    | 64 to 2 K  | 4 to 72   | bit  |

- Large scale partial write type

| Column type | Memory capacity  | Word range  | Bit range | Unit |
|-------------|------------------|-------------|-----------|------|
| 16          | 24.5 K to 1179 K | 4 K to 16 K | 6 to 72   | bit  |

### 2. Clock synchronous dual-port RAM (2 addresses : 1 RW, 1 R)

- High density type/Partial write type

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 4           | 16 to 72 K      | 16 to 1 K  | 1 to 72   | bit  |
| 16          | 64 to 72 K      | 64 to 4 K  | 1 to 18   | bit  |

### 3. Clock synchronous register file (3 addresses : 1 W, 2 R)

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 1           | 4608            | 4 to 64    | 1 to 72   | bit  |

### 4. Clock synchronous register file (4 addresses : 2 W, 2 R)

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 1           | 4608            | 4 to 64    | 1 to 72   | bit  |

### 5. Clock synchronous ROM (1 addresses, 1 R)

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 16          | 256 to 512 K    | 128 to 4 K | 2 to 128  | bit  |

### 6. Clock synchronous delay line memory (2 addresses : 1 W, 1 R)

| Column type | Memory capacity | Word range | Bit range | Unit |
|-------------|-----------------|------------|-----------|------|
| 8           | 256 to 32 K     | 32 to 1 K  | 8 to 32   | bit  |
| 16          | 384 to 32 K     | 64 to 2 K  | 6 to 16   | bit  |
| 32          | 512 to 32 K     | 128 to 4 K | 4 to 8    | bit  |

# CS81 Series

## ■ ABSOLUTE MAXIMUM RATINGS

| Parameter                       | Symbol          | Rating |   | Unit   |
|---------------------------------|-----------------|--------|---|--------|
|                                 |                 | Min    | Max                                       |        |
| Supply voltage*1                | V <sub>DD</sub> | -0.5   | +2.5*2                                    | V      |
|                                 |                 |        | +4.0*3                                    |        |
| Input voltage*1                 | V <sub>I</sub>  | -0.5   | V <sub>DD</sub> +0.5 ( ≤ 2.5 V) *2        | V      |
|                                 |                 |        | V <sub>DD</sub> +0.5 ( ≤ 4.0 V) *3        |        |
| Output voltage*1                | V <sub>O</sub>  | -0.5   | V <sub>DD</sub> +0.5 ( ≤ 2.5 V) *2        | V      |
|                                 |                 |        | V <sub>DD</sub> +0.5 ( ≤ 4.0 V) *3        |        |
| Storage temperature             | T <sub>st</sub> | -55    | +125                                      | °C     |
| Junction temperature            | T <sub>j</sub>  | -40    | +125                                      | °C     |
| Output current*4                | I <sub>o</sub>  | —      | ±4  | mA     |
| Input signal transmitting rate  | R <sub>i</sub>  | —      | Clock input*5 : 200<br>Normal input : 100 | Mbps*6 |
| Output signal transmitting rate | R <sub>o</sub>  | —      | 100                                       | Mbps*6 |
| Output load capacitance         | C <sub>o</sub>  | —      | 3000/R <sub>o</sub>                       | pF     |
| Supply pin current              | I <sub>D</sub>  | —      | *7  | mA     |

\*1 : V<sub>SS</sub> = 0 V

\*2 : Internal gate part in case of single power supply or dual power supply

\*3 : I/O part in case 3.3 V I/F or 2.5 V I/F is used by dual power supply.

\*4 : DC current which continues more than 10 ms, or average DC current

\*5 : in case of I/O cell for clock input

\*6 : bps = bit per second

\*7 : Supply pin current for one V<sub>DD</sub>/GND pin

| Frame  | Source type   | Maximum current [mA] |                   | Number of layer |
|--------|---|----------------------|-------------------|-----------------|
|        |   | Standard source      | Additional source |                 |
| YS, YI | V <sub>DDE</sub> , V <sub>DDI</sub> , V <sub>DD</sub> , V <sub>SS</sub> | 68                   | 68                | 4, 5            |
|        | V <sub>DDE</sub>  | 39                   | 39                | 3               |
|        | V <sub>DDI</sub> , V <sub>DD</sub> , V <sub>SS</sub>                    | 68                   | 68                |                 |
| B      | V <sub>DDE</sub> , V <sub>DDI</sub> , V <sub>DD</sub> , V <sub>SS</sub> | 43                   | 30                | —               |

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

- Single power supply ( $V_{DD} = +1.8 \text{ V} \pm 0.15 \text{ V}$ )

( $V_{SS} = 0 \text{ V}$ )

| Parameter                             | Symbol   | Value                |     |                      | Unit |
|---------------------------------------|----------|----------------------|-----|----------------------|------|
|                                       |          | Min                  | Typ | Max                  |      |
| Supply voltage (1.8 V supply voltage) | $V_{DD}$ | 1.65                 | 1.8 | 1.95                 | V    |
| “H” level input voltage (1.8 V CMOS)  | $V_{IH}$ | $V_{DD} \times 0.65$ | —   | $V_{DD} + 0.3$       | V    |
| “L” level input voltage (1.8 V CMOS)  | $V_{IL}$ | -0.3                 | —   | $V_{DD} \times 0.35$ | V    |
| Junction temperature                  | $T_j$    | -40                  | —   | +125                 | °C   |

- Dual power supply ( $V_{DDE} = +3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = +1.8 \text{ V} \pm 0.15 \text{ V}$ )

( $V_{SS} = 0 \text{ V}$ )

| Parameter               |                      | Symbol    | Value                 |     |                       | Unit |
|-------------------------|----------------------|-----------|-----------------------|-----|-----------------------|------|
|                         |                      |           | Min                   | Typ | Max                   |      |
| Supply voltage          | 1.8 V supply voltage | $V_{DDI}$ | 1.65                  | 1.8 | 1.95                  | V    |
|                         | 3.3 V supply voltage | $V_{DDE}$ | 3.0                   | 3.3 | 3.6                   |      |
| “H” level input voltage | 1.8 V CMOS           | $V_{IH}$  | $V_{DDI} \times 0.65$ | —   | $V_{DDI} + 0.3$       | V    |
|                         | 3.3 V CMOS           |           | 2.0                   | —   | $V_{DDE} + 0.3$       |      |
| “L” level input voltage | 1.8 V CMOS           | $V_{IL}$  | -0.3                  | —   | $V_{DDI} \times 0.35$ | V    |
|                         | 3.3 V CMOS           |           | -0.3                  | —   | +0.8                  |      |
| Junction temperature    |                      | $T_j$     | -40                   | —   | +125                  | °C   |

- Dual power supply ( $V_{DDE} = +3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = +1.5 \text{ V} \pm 0.1 \text{ V} / +1.1 \text{ V} \pm 0.1 \text{ V}$ )

( $V_{SS} = 0 \text{ V}$ )

| Parameter               |            | Symbol    | Value |     |                 | Unit |
|-------------------------|------------|-----------|-------|-----|-----------------|------|
|                         |            |           | Min   | Typ | Max             |      |
| Supply voltage          |            | $V_{DDE}$ | 3.0   | 3.3 | 3.6             | V    |
|                         |            | $V_{DDI}$ | 1.0   | 1.1 | 1.2             | V    |
|                         |            |           | 1.4   | 1.5 | 1.6             | V    |
| “H” level input voltage | 3.3 V CMOS | $V_{IH}$  | 2.0   | —   | $V_{DDE} + 0.3$ | V    |
| “L” level input voltage | 3.3 V CMOS | $V_{IL}$  | -0.3  | —   | +0.8            | V    |
| Junction temperature    |            | $T_j$     | -40   | —   | +125            | °C   |

# CS81 Series

- Dual power supply ( $V_{DDE} = +2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $V_{DDI} = +1.8 \text{ V} \pm 0.15 \text{ V}$ )

( $V_{SS} = 0 \text{ V}$ )

| Parameter               |            | Symbol    | Value                 |     |                       | Unit |
|-------------------------|------------|-----------|-----------------------|-----|-----------------------|------|
|                         |            |           | Min                   | Typ | Max                   |      |
| Supply voltage          |            | $V_{DDE}$ | 2.3                   | 2.5 | 2.7                   | V    |
|                         |            | $V_{DDI}$ | 1.65                  | 1.8 | 1.95                  | V    |
| “H” level input voltage | 1.8 V CMOS | $V_{IH}$  | $V_{DDI} \times 0.65$ | —   | $V_{DDI} + 0.3$       | V    |
|                         | 2.5 V CMOS |           | 1.7                   | —   | $V_{DDE} + 0.3$       | V    |
| “L” level input voltage | 1.8 V CMOS | $V_{IL}$  | -0.3                  | —   | $V_{DDI} \times 0.35$ | V    |
|                         | 2.5 V CMOS |           | -0.3                  | —   | +0.7                  | V    |
| Junction temperature    |            | $T_j$     | -40                   | —   | +125                  | °C   |

- Dual power supply ( $V_{DDE} = +2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $V_{DDI} = +1.5 \text{ V} \pm 0.1 \text{ V} / +1.1 \text{ V} \pm 0.1 \text{ V}$ )

( $V_{SS} = 0 \text{ V}$ )

| Parameter               |            | Symbol    | Value |     |                 | Unit |
|-------------------------|------------|-----------|-------|-----|-----------------|------|
|                         |            |           | Min   | Typ | Max             |      |
| Supply voltage          |            | $V_{DDE}$ | 2.3   | 2.5 | 2.7             | V    |
|                         |            | $V_{DDI}$ | 1.0   | 1.1 | 1.2             | V    |
|                         |            |           | 1.4   | 1.5 | 1.6             | V    |
| “H” level input voltage | 2.5 V CMOS | $V_{IH}$  | 1.7   | —   | $V_{DDE} + 0.3$ | V    |
| “L” level input voltage | 2.5 V CMOS | $V_{IL}$  | -0.3  | —   | +0.7            | V    |
| Junction temperature    |            | $T_j$     | -40   | —   | +125            | °C   |

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device’s electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ■ ELECTRICAL CHARACTERISTICS

### 1. DC characteristics

- Signal power supply :  $V_{DD} = 1.8 \text{ V}$

( $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_j = -40 \text{ }^\circ\text{C}$  to  $+125 \text{ }^\circ\text{C}$ )

| Parameter                    | Symbol    | Conditions  | Value          |     |          | Unit             |
|------------------------------|-----------|---|----------------|-----|----------|------------------|
|                              |           |   | Min            | Typ | Max      |                  |
| Supply Current               | $I_{DD5}$ | —   | —              | —   | *        | mA               |
| “H” level output voltage     | $V_{OH}$  | $I_{OH} = -100 \mu\text{A}$                         | $V_{DD} - 0.2$ | —   | $V_{DD}$ | V                |
| “L” level output voltage     | $V_{OL}$  | $I_{OL} = +100 \mu\text{A}$                         | 0              | —   | 0.2      | V                |
| Input leakage current        | $I_L$     | —   | —              | —   | $\pm 5$  | $\mu\text{A}$    |
| Pull up/Pull down resistance | $R_P$     | Pull up $V_{IL} = 0$<br>Pull down $V_{IH} = V_{DD}$ | —              | 18  | —        | $\text{k}\Omega$ |

\* : For details of YS, YI, B frame of CS81 series, contact Fujitsu.

- Dual power supply :  $V_{DDE} = 3.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V}$

( $V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V} / 1.5 \text{ V} \pm 0.1 \text{ V} / 1.1 \text{ V} \pm 0.1 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_j = -40 \text{ }^\circ\text{C}$  to  $+125 \text{ }^\circ\text{C}$ )

| Parameter                            | Symbol    | Conditions  | Value           |     |           | Unit             |
|--------------------------------------|-----------|---|-----------------|-----|-----------|------------------|
|                                      |           |   | Min             | Typ | Max       |                  |
| Supply Current                       | $I_{DD5}$ | —   | —               | —   | *1        | mA               |
| “H” level output voltage             | $V_{OH4}$ | 3.3 V Output $I_{OH} = -100 \mu\text{A}$                      | $V_{DDE} - 0.2$ | —   | $V_{DDE}$ | V                |
|                                      | $V_{OH2}$ | 1.8 V Output $I_{OH} = -100 \mu\text{A}$                      | $V_{DDI} - 0.2$ | —   | $V_{DDI}$ | V                |
| “L” level output voltage             | $V_{OL4}$ | 3.3 V Output $I_{OL} = 100 \mu\text{A}$                       | 0               | —   | 0.2       | V                |
|                                      | $V_{OL2}$ | 1.8 V Output $I_{OL} = 100 \mu\text{A}$                       | 0               | —   | 0.2       | V                |
| “H” level output V-I characteristics | —         | 3.3 V<br>$V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$          | *2              |     |           | —                |
|                                      |           | 1.8 V<br>$V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$         | —               |     |           | —                |
| “L” level output V-I characteristics | —         | 3.3 V<br>$V_{DDE} = 3.3 \text{ V} \pm 0.3 \text{ V}$          | *2              |     |           | —                |
|                                      |           | 1.8 V<br>$V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}$         | —               |     |           | —                |
| Input leakage current                | $I_L$     | —   | —               | —   | $\pm 5$   | $\mu\text{A}$    |
| Pull up/Pull down resistance         | $R_P$     | 1.8 V<br>Pull up $V_{IL} = 0$<br>Pull down $V_{IH} = V_{DDI}$ | —               | 18  | —         | $\text{k}\Omega$ |
|                                      |           | 3.3 V<br>Pull up $V_{IL} = 0$<br>Pull down $V_{IH} = V_{DDE}$ | 10              | 33  | 80        |                  |

\*1 : For details of YS, YI, B frame of CS81 series, contact Fujitsu.

\*2 : Refer to the Fig.1 to 2.

# CS81 Series

- **Dual power supply** :  $V_{DDE} = 2.5 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} / 1.5 \text{ V} / 1.1 \text{ V}$   
 ( $V_{DDE} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V} / 1.5 \text{ V} \pm 0.1 \text{ V} / 1.1 \text{ V} \pm 0.1 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_j = -40 \text{ }^\circ\text{C}$  to  $+125 \text{ }^\circ\text{C}$ )

| Parameter                    | Symbol    | Conditions  | Value           |     |           | Unit          |
|------------------------------|-----------|---|-----------------|-----|-----------|---------------|
|                              |           |   | Min             | Typ | Max       |               |
| Supply Current               | $I_{DD5}$ | —   | —               | —   | *         | mA            |
| “H” level output voltage     | $V_{OH3}$ | 2.5 V Output $I_{OH} = -100 \mu\text{A}$                  | $V_{DDE} - 0.2$ | —   | $V_{DDE}$ | V             |
|                              | $V_{OH2}$ | 1.8 V Output $I_{OH} = -100 \mu\text{A}$                  | $V_{DDI} - 0.2$ | —   | $V_{DDI}$ | V             |
| “L” level output voltage     | $V_{OL3}$ | 2.5 V Output $I_{OL} = 100 \mu\text{A}$                   | 0               | —   | 0.2       | V             |
|                              | $V_{OL2}$ | 1.8 V Output $I_{OL} = 100 \mu\text{A}$                   | 0               | —   | 0.2       | V             |
| Input leakage current        | $I_L$     | —   | —               | —   | $\pm 5$   | $\mu\text{A}$ |
| Pull up/Pull down resistance | $R_P$     | 2.5 V<br>Pull up $V_{IL}=0$<br>Pull down $V_{IH}=V_{DDE}$ | —               | 25  | —         | k $\Omega$    |
|                              |           | 1.8 V<br>Pull up $V_{IL}=0$<br>Pull down $V_{IH}=V_{DDI}$ | —               | 18  | —         |               |

\* : For details of YS, YI, B frame of CS81 series, contact Fujitsu.



## • V-I Characteristics

Conditions (Fig 1, 2) Min : Process = Slow,  $T_j = +125\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.6\text{ V}$   
 Typ : Process = TYPICAL,  $T_j = +25\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.3\text{ V}$   
 Max : Process = FAST,  $T_j = -40\text{ }^\circ\text{C}$ ,  $V_{DD} = 3.0\text{ V}$




Fig.1 V-I characteristics (3.3 V normal I/O L, M type)




Fig.2 V-I characteristics (3.3 V normal I/O H, V type)

# CS81 Series

## 2. AC characteristics

( $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_j = -40 \text{ }^\circ\text{C}$  to  $+125 \text{ }^\circ\text{C}$ )

| Parameter  | Symbol        | Rating                      |                             |                             | Unit |
|------------|---------------|-----------------------------|-----------------------------|-----------------------------|------|
|            |               | Min                         | Typ                         | Max*                        |      |
| Delay time | $t_{pd}^{*1}$ | $typ^{*2} \times tmin^{*3}$ | $typ^{*2} \times ttyp^{*3}$ | $typ^{*2} \times tmax^{*3}$ | ns   |

\*1 : Delay time = propagation delay time, enable time, disable time

\*2 : "typ" is calculated based on the cell specifications.

\*3 : Measurement conditions.

| Measurement condition  | tmin | ttyp | tmax |
|--|------|------|------|
| $V_{DD} = 1.8 \text{ V} \pm 0.15 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$ | 0.64 | 1.00 | 1.58 |
| $V_{DD} = 1.5 \text{ V} \pm 0.10 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$ | 0.83 | 1.31 | 2.05 |
| $V_{DD} = 1.1 \text{ V} \pm 0.10 \text{ V}$ , $V_{SS} = 0 \text{ V}$ , $T_j = -40 \text{ }^\circ\text{C}$ to $+125 \text{ }^\circ\text{C}$ | 1.37 | 2.45 | 4.88 |

Note :  $t_{pd \text{ max}}$  is calculated according to the maximum junction temperature ( $T_j$ ) .

## ■ INPUT/OUTPUT PIN CAPACITANCE

( $T_j = +25 \text{ }^\circ\text{C}$ ,  $V_{DD} = V_i = 0 \text{ V}$ ,  $f = 1 \text{ MHz}$ )

| Parameter  | Symbol    | Requirements | Unit |
|------------|-----------|--------------|------|
| Input pin  | $C_{IN}$  | Max 16       | pF   |
| Output pin | $C_{OUT}$ | Max 16       | pF   |
| I/O pin    | $C_{i/o}$ | Max 16       | pF   |

Note : Capacitance varies according to the package and the location of the pin.

## ■ DESIGN METHOD

SCCAD2 is the standard cell integrated design environment providing three major functions, enabling high-quality, large-scale system LSIs to be developed in a shorter period of time. They include: the timing driven layout function for automatic placement/routing based on timing constraints to prevent timing problems after layout, the function for shortening the development cycle time by dividing a large-scale circuit and performing simultaneous logical/physical design of multiple circuits, and the function for automatically generating power/signal wiring patterns while evaluating the supply voltage drop, signal noise, delay penalty, and crosstalk (Contact your nearest Fujitsu office for more information and availability).

## ■ PACKAGES

The table below lists the package types available.

Consult Fujitsu for the combination of each package and the time of availability.

| Package | Pin count | Material |
|---------|-----------|----------|
| TAB-BGA | 304       | Plastic  |
|         | 352       | Plastic  |
|         | 480       | Plastic  |
|         | 560       | Plastic  |
|         | 660       | Plastic  |
|         | 720       | Plastic  |
| EBGA    | 576       | Plastic  |
|         | 660       | Plastic  |
|         | 672       | Plastic  |
| HQFP    | 208       | Plastic  |
|         | 240       | Plastic  |
|         | 256       | Plastic  |
|         | 304       | Plastic  |
| TQFP    | 100       | Plastic  |
|         | 120       | Plastic  |
| LQFP    | 144       | Plastic  |
|         | 176       | Plastic  |
|         | 208       | Plastic  |
| FBGA    | 288       | Plastic  |
| FCBGA   | 1089      | Plastic  |
|         | 1225      | Plastic  |
|         | 1369      | Plastic  |
|         | 1681      | Plastic  |
|         | 1849      | Plastic  |
|         | 2116      | Plastic  |

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business Promotion Dept.