

TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC


TB62600F

64BIT SHIFT REGISTER / LATCH DRIVER

The TB62600F is specifically designed for 64bit Thermal Head drivers. And this IC is monolithic integrated circuits designed to be used together with Bi-CMOS (DMOS) integrated circuit. The devices consist of a 64bit shift register, dual 64bit latches, and 64 output DMOS structures.


FEATURE

- Built-in selection circuit : parallel-in parallel-out (8×8) or serial-in parallel-out (1×64)
- CMOS compatible inputs
- Open-drain DMOS outputs
- Low steady-state power consumption
- Built-in mono stable multi-vibrator for head protection
- Package : QFP100-P-1420C




Weight: 1.6 g (typ.)


PIN CONNECTION (TOP VIEW)




BLOCK DIAGRAM



BLOCK DIAGRAM (8 × 8, 1 × 64 shift register)



TIMING WAVEFORM



TERMINAL DESCRIPTION

PIN NAME	PIN No.	FUNCTION
CLOCK	97	Input Terminals for Shift register Clock.
ENABLE	84	"L" : All Outputs "On". Pull-Down Input Terminal.
$\overline{\text{RESET}}$	98	"L" : Reset shift register and latch. Pull-Down Input Terminal.
D0~D7	88~95	Input Terminals for Output Data. "H" : Output On, "L" : Output Off.
MMV-C/R	78	CR Connection Terminal for CR Timer (MMV)
MMV-OUT	79	Output Terminal for CR Timer (MMV)
$\overline{\text{OUT0}} \sim 63$	—	Output Terminals. These are Open Drain Outputs.
SELECT	83	Input Terminal for Input Mode Data. "H" : 8bit Parallel Input Mode, "L" : 1bit Serial Input Mode.
S-OUT	96	Output Terminal for Serial Data "D63".
$\overline{\text{LATCH1}} / \overline{\text{LATCH2}}$	86 / 85	Input Terminal for Latch. "H" : Data Throught, "L" : Data Latch.
V _{DD}	81, 100	Supply Voltage Terminal for Control Logic.
L-GND	82, 99	Ground Terminal for Control Logic
P-GND	—	Ground Terminal for Drivers. 10 Terminals.


MMV OPERATION

MMV Output of Q becomes "L" when the MMV / E voltage becomes less than $V_{ref}(L)$ after the first rising edge of Internal Clock.


And becomes "H" when the MMV / E voltage above $V_{ref}(H)$ after re-changing of external capacitance connect to MMV / E. The external capacitance and resistor connect to MMV / E control MMV Output "ON" period.

So Output Load is protected from burn-out. It's required enough discharging time (decided by Time period of Internal Clock) of external capacitance.

(Refer to figure below)



- PULSE WIDTH OF MMV
See Below



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC		SYMBOL	RATING	UNIT
Supply Voltage		V _{DD}	-0.3~7.0	V
Output Drain-Source Voltage		V _{DS}	-0.4~30	V
Output Current		I _{DS}	130	mA / ch
Input Current		I _{IN}	±5	mA
Input Voltage		V _{IN}	-0.3~V _{DD} ± 0.3	V
Power Dissipation	Free Air	P _D	1.0	W
	(Note 1) PCB		1.3	
Operating Temperature		T _{opr}	-40~85	°C
Storage Temperature		T _{stg}	-55~150	°C

Note 1: 60 × 60 × 1.6 mm Cu 24% Glass Epoxy PCB

RECOMMENDED OPERATING CONDITIONS (Ta = -40~85°C, V_{SS} = 0 V)

CHARACTERISTIC		SYMBOL	CONDITION	MIN	TYP.	MAX	UNIT
Supply Voltage		V _{DD}	—	4.5	5	5.5	V
Input Voltage	"H" LEVEL	V _{IH}	—	0.7 V _{DD}	—	V _{DD}	V
	"L" LEVEL	V _{IL}	—	0	—	0.3 V _{DD}	
Output Drain-Source Voltage		V _{OUT}	—	—	—	24	V
Output Current	I _{OUT}	All Output "L" Level	Duty = 100%	—	—	44	mA / ch
			Duty = 80%	—	—	49	
			Duty = 50%	—	—	62	
External Resistor		R _{EXT}	—	200	—	1000	kΩ
External Capacitance		C _{EXT}	—	100	—	4000	pF
Power Dissipation		P _D	—	—	—	0.67	mW

ELECTRICAL CHARACTERISTICS

($T_a = -10 \sim 80^\circ\text{C}$, $V_{DD} = 4.5 \sim 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, "H" = V_{IH} , "L" = V_{IL})

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Voltage	"L" Level	V_{DS1}	—	$I_{OUT} = 40 \text{ mA}$, $T_a = 25^\circ\text{C}$	—	0.16	0.32	V
		V_{DS1}	—	$I_{OUT} = 40 \text{ mA}$	—	—	0.48	
		V_{DS2}	—	$I_{OUT} = 100 \text{ mA}$, $T_a = 25^\circ\text{C}$	—	0.40	0.80	
		V_{DS2}	—	$I_{OUT} = 100 \text{ mA}$	—	—	1.20	
Output Current	"H" Level	I_{OH}	—	S-OUT MMV-OUT $V_{OH} = 4.6 \text{ V}$ $T_a = 25^\circ\text{C}$	—	0.2	0.5	mA
	"L" Level	I_{OL}	—		$V_{OH} = 0.4 \text{ V}$ $T_a = 25^\circ\text{C}$	—	0.2	
Output Resistor		R_{ON}	—	$T_a = 25^\circ\text{C}$	—	4.00	8.00	Ω
Output Leakage Current		I_{OZ1}	—	$V_{OUT} = 30\text{V}$, EN = "L", 1bit	—	—	10	μA
		I_{OZ2}	—	$V_{OUT} = 30\text{V}$, EN = "L", 64bit	—	—	100	
Input Current		I_{IN}	—	$V_{IN} = V_{DD}$ or V_{SS}	—	—	± 1	μA
Input Voltage	"H" Level	V_{IH}	—	—	0.7 V_{DD}	—	—	V
	"L" Level	V_{IL}	—	—	0	—	0.3 V_{DD}	
Voltage Supervisor Operating Voltage		V_{VS}	—	—	2.0	—	4.0	V
Supply Current		I_{DD}	—	—	—	—	300	μA
Operating Supply Current		I_{DD1}	—	$f_{CLK} = 5\text{MHz}$, Duty = 50% Data = 1 / 2 f_{CLK} , OUTPUT off LATCH = "L", LATCH -Data = "L"	—	—	5.0	mA
		I_{DD2}	—	$f_{CLK} = 1\text{MHz}$, Duty = 50% Data = 1 / 64 f_{CLK} All OUTPUT open LATCH = "H", 1bit ON	—	—	6.0	
Input Pull-Up Resistor		R_{VDD}	—	$V_{DD} = 5.0 \text{ V}$, $T_a = 25^\circ\text{C}$	150	300	600	k Ω
Input Pull-Down Resistor		R_{VSS}	—	$V_{DD} = 5.0 \text{ V}$, $T_a = 25^\circ\text{C}$	150	300	600	
Internal Clock Frequency		f_{int}	—	$V_{DD} = 5.0 \text{ V}$, $T_a = 25^\circ\text{C}$	400	800	—	kHz

RECOMMENDED TIMING CONDITIONS (Ta = -40~85°C, VDD = 4.5~5.5 V, VSS = 0 V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Pulse Width	t_w CLK	—	50	—	—	ns
Enable Pulse Width	t_w EN	—	0.5	—	—	μs
Latch Pulse Width	t_w $\overline{\text{LAT}}$	—	50	—	—	ns
Clear Pulse Width	t_w CLR	—	80	—	—	ns
Data Set up Time	t_{setup}	—	37	50	—	ns
Data Hold Time	t_{hold}	—	50	—	—	ns


SWITCHING CHARACTERISTICS

(Ta = 25°C, VDD = 5 V, VOUT = 26 V, R1 = 650 Ω, CL = 15 pF)


CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Propagation Delay Time (Low-to-High)	CLK- $\overline{\text{Outn}}$	t_{pLH}	MMV-C / R = "L"	—	—	1000
	$\overline{\text{R}}$ - $\overline{\text{Outn}}$					
	$\overline{\text{LAT1}}$ - $\overline{\text{Outn}}$					
	$\overline{\text{LAT2}}$ - $\overline{\text{Outn}}$					
	EN- $\overline{\text{Outn}}$					
Propagation Delay Time (High-to-Low)	CLK- $\overline{\text{Outn}}$	t_{pHL}	MMV-C / R = "L"	—	—	1000
	$\overline{\text{LAT1}}$ - $\overline{\text{Outn}}$					
	$\overline{\text{LAT2}}$ - $\overline{\text{Outn}}$					
	EN- $\overline{\text{Outn}}$					
Set Up Time	CLK- $\overline{\text{LATn}}$	t_{setup} (L)	—	70	120	ns
	CLK-S-IN	t_{setup} (D)	—	—	30	
Hold Time	CLK- $\overline{\text{LATn}}$	t_{hold} (L)	—	—	0	ns
	CLK-S-IN	t_{hold} (D)	—	—	20	
Clock Pulse Width	t_w CLK	—	—	—	50	ns
Latch Pulse Width	t_w $\overline{\text{LATn}}$	—	—	—	50	ns
Reset Pulse Width	t_w $\overline{\text{R}}$	—	—	—	50	ns
Enable Pulse Width	t_w EN	—	—	—	400	ns
Output Rise Time	t_{or}	$\overline{\text{OUTn}}$	—	200	500	ns
Output Fall Time	t_{of}	$\overline{\text{OUTn}}$	—	200	500	ns
Maximum Clock Frequency	f_{MAX}	Duty = 50%	10	15	—	
Voltage Supervisor Operating Pulse Width	t_w VS	VDD (H) = 5 V, VDD (L) = 2 V	—	200	—	
MMV Reset Time	t_{MMV}	R = 750 kΩ, C = 2600 pF, Ta = 25°C	1	3	5	

EQUIVALENT OF INPUTS AND OUTPUT CIRCUIT


1. CLOCK, SELECT




2. ENABLE, LATCH1, LATCH2, RESET, D0~7




3. OUTn



4. MMV-C / R



5. S-OUT, MMV-OUT



PRECAUTIONS for USING

This IC does not integrate protection circuits such as overcurrent and overvoltage protectors.


Thus, if excess current or voltage is applied to the IC, the IC may be damaged. Please design the IC so that excess current or voltage will not be applied to the IC.

Utmost care is necessary in the design of the output line, VCC (V_{DD}) and GND (L-GND, P-GND) line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.

PACKAGE DIMENSIONS

QFP100-P-1420-0.65C

Unit: mm



Weight: 1.6 g (typ.)

Notes on Contents

1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

3. Timing Charts

Timing charts may be simplified for explanatory purposes.

IC Usage Considerations

Notes on Handling of ICs

- (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.
Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
- (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or the negative current resulting from the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition.
Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- (4) Do not insert devices in the wrong orientation or incorrectly.
Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.
In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time.
- (5) Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator.
If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.

Points to Remember on Handling of ICs

(1) Heat Radiation Design

In using an IC with large current flow such as power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (T_j) at any time and condition. These ICs generate heat even during normal use. An inadequate IC heat radiation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat radiation with peripheral components.

(2) Back-EMF

When a motor rotates in the reverse direction, stops or slows down abruptly, a current flow back to the motor's power supply due to the effect of back-EMF. If the current sink capability of the power supply is small, the device's motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design.

RESTRICTIONS ON PRODUCT USE

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E