TOSHIBA Original CMOS 32-Bit Microcontroller

## TLCS-900/H1 Series

TMP92CA25FG

## Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

## CMOS 32-bit Microcontroller

TMP92CA25FG/JTMP92CA25

## 1. Outline and Device Characteristics

The TMP92CA25 is a high-speed advanced 32-bit Microcontroller developed for controlling equipment which processes mass data.

The TMP92CA25 has a high-performance CPU ( $900 / \mathrm{H} 1 \mathrm{CPU}$ ) and various built-in I/Os.
The TMP92CA25FG is housed in a 144-pin flat package. The JTMP92CA25 is a chip form product.

Device characteristics are as follows:
(1) CPU: 32-bit CPU (900/H1 CPU)

- Compatible with TLCS-900/L1 instruction code
- 16 Mbytes of linear address space
- General-purpose register and register banks
- Micro DMA: 8 channels ( $250 \mathrm{~ns} / 4$ bytes at fSYs $=20 \mathrm{MHz}$, best case)
(2) Minimum instruction execution time: 50 ns (at fSYS $=20 \mathrm{MHz}$ )


## RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties. 021023_C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_s
(3) Internal memory
- Internal RAM: 10 Kbytes (can be used for program, data and display memory)
- Internal ROM: 0 Kbytes (used as boot program)
(4) External memory expansion
- Expandable up to 512 Mbytes (shared program/data area)
- Can simultaneously support $8,-16$ - or 32 -bit width external data bus ... dynamic data bus sizing
(5) Memory controller
- Chip select output: 4 channels
(6) 8-bit timers: 4 channels
(7) 16-bit timer/event counter: 1 channel
(8) General-purpose serial interface: 1 channels
- UART/synchronous mode
- IrDA ver. 1.0 ( 115 kbps ) mode selectable
(9) Serial bus interface: 1 channel: 1 channel
- $\quad \mathrm{I}^{2} \mathrm{C}$ bus mode only
(10) I ${ }^{2} \mathrm{~S}$ (Inter-IC sound) interface: 1 channel
- I2S bus mode/SIO mode selectable (Master, transmission only)
- 32-byte FIFO buffer
(11) LCD controller
- Supports monochrome for STN
- Built-in RAM LCD driver
(12) SPI controller
- Supported only SPI mode for SD card
(13) SDRAM controller: 1 channel
- Supports 16 M, 64 M, 128 M, 256 M, and up to $512-\mathrm{Mbit}$ SDR (Single Data Rate)-SDRAM
- Supported not only operate as RAM and Data for LCD display but also programming directly from SDRAM
(14) Timer for real-time clock (RTC)
- Based on TC8521A
(15) Key-on wakeup (Interrupt key input)
(16) 10-bit AD converter (Built-in Sample Hold circuit): 4 channels
(17) Touch screen interface
- Available to reduce external components
(18) Watchdog timer
(19) Melody/alarm generator
- Melody: Output of clock 4 to 5461 Hz
- Alarm: Output of 8 kinds of alarm pattern and 5 kinds of interval interrupt
(20) MMU
- Expandable up to 512 Mbytes (3 local area/8 bank method)
- Independent bank for each program, read data, write data and LCD display data
(21) Interrupts: 49 interrupt
- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 34 internal interrupts: Seven selectable priority levels
- 7 external interrupts: Seven selectable priority levels (6-edge selectable)
(21) Input/output ports: 84 pins (Except Data bus (16bit), Address bus (24bit) and $\overline{\mathrm{RD}} \mathrm{pin}$ )
(22) NAND flash interface: 2 channels
- Direct NAND flash connection capability
- ECC (error detection) calculation (for SLC- type)
(23) Stand-by function
- Three HALT modes: IDLE2 (programmable), IDLE1, STOP
- Each pin status programmable for stand-by mode
(24) Triple-clock controller
- Clock doubler (PLL) supplies 40 system-clock from external 10 MHz oscillator to CPU
- Clock gear function: Select high-frequency clock fc to fc/16
- $\quad$ RTC ( $\mathrm{fs}=32.768 \mathrm{kHz}$ )
(25) Operating voltage:
- $\mathrm{VCC}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}(\mathrm{fc} \max =40 \mathrm{MHz})$
- $\quad \mathrm{VCC}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}($ fc $\max =27 \mathrm{MHz})$
(26) Package:
- 144-pin QFP (P-LQFP144-1616-0.40C)
- 144-pin chip form is also available. For details, contact your local Toshiba sales representative.


Figure 1.1 TMP92CA25 Block Diagram

## 2. Pin Assignment and Functions

The assignment of input/output pins for the TMP92CA25FG, their names and functions are as follows:

### 2.1 Pin Assignment

Figure 2.1.1 shows the pin assignment of the TMP92CA25FG.


Figure 2.1.1 Pin Assignment Diagram (144-pin QFP)

### 2.2 PAD Assignment

(Chip size $4.98 \mathrm{~mm} \times 5.61 \mathrm{~mm}$ )
Table 2.2.1 Pad Assignment Diagram (144-pin chip)

| Pin No. | Name | point | Y point | Pin <br> No. | Name | X point | $\begin{gathered} \mathrm{Y} \\ \text { point } \end{gathered}$ | $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Name | $\begin{gathered} X \\ \text { point } \end{gathered}$ | $\begin{gathered} \text { Y } \\ \text { point } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VREFL | -2363 | 2309 | 49 | DVSS2 | -447 | -2678 | 97 | A13 | 2359 | 822 |
| 2 | VREFH | -2363 | 2189 | 50 | DVCC2 | -297 | -2678 | 98 | A14 | 2359 | 939 |
| 3 | PGO | -2363 | 1934 | 51 | D0 | -172 | -2678 | 99 | A15 | 2359 | 1055 |
| 4 | PG1 | -2363 | 1593 | 52 | D1 | -72 | -2678 | 100 | P60 | 2359 | 1171 |
| 5 | PG2 | -2363 | 1493 | 53 | D2 | 28 | -2678 | 101 | P61 | 2359 | 1288 |
| 6 | PG3 | -2363 | 1393 | 54 | D3 | 128 | -2678 | 102 | P62 | 2359 | 1400 |
| 7 | P96 | -2363 | 1293 | 55 | D4 | 228 | -2678 | 103 | P63 | 2359 | 1514 |
| 8 | P97 | -2363 | 1192 | 56 | D5 | 328 | -2678 | 104 | DVCC3 | 2359 | 1643 |
| 9 | PA3 | -2363 | 1088 | 57 | D6 | 429 | -2678 | 105 | P64 | 2359 | 1779 |
| 10 | PA4 | -2363 | 988 | 58 | D7 | 529 | -2678 | 106 | P65 | 2359 | 1902 |
| 11 | PA5 | -2363 | 888 | 59 | P10 | 629 | -2678 | 107 | P66 | 2359 | 2027 |
| 12 | PA6 | -2363 | 788 | 60 | P11 | 729 | -2678 | 108 | P67 | 2359 | 2309 |
| 13 | PA7 | -2363 | 688 | 61 | P12 | 829 | -2678 | 109 | P70 | 1994 | 2675 |
| 14 | P90 | -2363 | 587 | 62 | P13 | 929 | -2678 | 110 | P71 | 1874 | 2675 |
| 15 | P91 | -2363 | 487 | 63 | P14 | 1029 | -2678 | 111 | P72 | 1753 | 2675 |
| 16 | P92 | -2363 | 387 | 64 | P15 | 1129 | -2678 | 112 | P73 | 1633 | 2675 |
| 17 | P93 | -2363 | 287 | 65 | P16 | 1229 | -2678 | 113 | P74 | 1527 | 2675 |
| 18 | P94 | -2363 | 187 | 66 | P17 | 1329 | -2678 | 114 | P75 | 1420 | 2675 |
| 19 | P95 | -2363 | 87 | 67 | PNO | 1429 | -2678 | 115 | P76 | 1316 | 2675 |
| 20 | PC2 | -2363 | -13 | 68 | PN1 | 1529 | -2678 | 116 | P80 | 1211 | 2675 |
| 21 | PLO | -2363 | -113 | 69 | PN2 | 1630 | -2678 | 117 | PC6 | 1104 | 2675 |
| 22 | PL1 | -2363 | -213 | 70 | PN3 | 1753 | -2678 | 118 | P81 | 999 | 2675 |
| 23 | PL2 | -2363 | -313 | 71 | PN4 | 1873 | -2678 | 119 | P82 | 893 | 2675 |
| 24 | PL3 | -2363 | -413 | 72 | PN5 | 1994 | -2678 | 120 | P83 | 787 | 2675 |
| 25 | PL4 | -2363 | -514 | 73 | PN6 | 2359 | -2313 | 121 | P84 | 682 | 2675 |
| 26 | PL5 | -2363 | -614 | 74 | PN7 | 2359 | -2049 | 122 | P85 | 574 | 2675 |
| 27 | PL6 | -2363 | -714 | 75 | PK4 | 2359 | -1708 | 123 | P86 | 468 | 2675 |
| 28 | PL7 | -2363 | -814 | 76 | PK5 | 2359 | -1587 | 124 | P87 | 363 | 2675 |
| 29 | PK0 | -2363 | -914 | 77 | PK6 | 2359 | -1472 | 125 | PC7 | 259 | 2675 |
| 30 | PK1 | -2363 | -1014 | 78 | PK7 | 2359 | -1359 | 126 | PF0 | 154 | 2675 |
| 31 | PK2 | -2363 | -1114 | 79 | PF3 | 2359 | -1243 | 127 | PF1 | 50 | 2675 |
| 32 | PK3 | -2363 | -1215 | 80 | PF4 | 2359 | -1131 | 128 | PF2 | -55 | 2675 |
| 33 | PM2 | -2363 | -1473 | 81 | DVSS3 | 2359 | -1012 | 129 | PC0 | -158 | 2675 |
| 34 | PM1 | -2363 | -1594 | 82 | PF5 | 2359 | -885 | 130 | PC1 | -261 | 2675 |
| 35 | XT1 | -2363 | -1935 | 83 | PF6 | 2359 | -749 | 131 | PF7 | -364 | 2675 |
| 36 | XT2 | -2363 | -2313 | 84 | AO | 2359 | -639 | 132 | PJo | -467 | 2675 |
| 37 | RTCVCC | -1986 | -2678 | 85 | A1 | 2359 | -530 | 133 | PJ1 | -568 | 2675 |
| 38 | $\overline{\mathrm{BE}}$ | -1853 | -2678 | 86 | A2 | 2359 | -420 | 134 | PJ2 | -669 | 2675 |
| 39 | PC4 | -1732 | -2678 | 87 | A3 | 2359 | -311 | 135 | PJ3 | -771 | 2675 |
| 40 | PC5 | -1612 | -2678 | 88 | A4 | 2359 | -199 | 136 | PJ4 | -872 | 2675 |
| 41 | DVCC1 | -1499 | -2678 | 89 | A5 | 2359 | -88 | 137 | PJ5 | -972 | 2675 |
| 42 | X1 | -1386 | -2678 | 90 | A6 | 2359 | 23 | 138 | PJ6 | -1074 | 2675 |
| 43 | DVSS1 | -1261 | -2678 | 91 | A7 | 2359 | 134 | 139 | PJ7 | -1175 | 2675 |
| 44 | X2 | -972 | -2678 | 92 | A8 | 2359 | 245 | 140 | PAO | -1278 | 2675 |
| 45 | AM0 | -872 | -2678 | 93 | A9 | 2359 | 356 | 141 | PA1 | -1379 | 2675 |
| 46 | AM1 | -772 | -2678 | 94 | A10 | 2359 | 473 | 142 | PA2 | -1499 | 2675 |
| 47 | RESET | -672 | -2678 | 95 | A11 | 2359 | 589 | 143 | AVSS | -1860 | 2675 |
| 48 | PC3 | -572 | -2678 | 96 | A12 | 2359 | 705 | 144 | AVCC | -1985 | 2675 |

### 2.3 Pin Names and Functions

The following table shows the names and functions of the input/output pins
Table 2.3.1 Pin Names and Functions (1/5)

| Pin Name | Number of Pins | I/O | Function |
| :---: | :---: | :---: | :---: |
| D0 to D7 | 8 | I/O | Data: Data bus 0 to 7 |
| P10 to P17 <br> D8 to D15 | 8 | $\begin{aligned} & \text { I/O } \\ & \text { I/O } \end{aligned}$ | Port 1: I/O port input or output specifiable in units of bits Data: Data bus 8 to 15 |
| A0 to A7 | 8 | Output | Address: Address bus 0 to 7 |
| A8 to A15 | 8 | Output | Address: Address bus 8 to 15 |
| $\begin{aligned} & \text { P60 to P67 } \\ & \text { A16 to A23 } \end{aligned}$ | 8 | I/O Output | Port 6: I/O port input or output specifiable in units of bits Address: Address bus 16 to 23 |
| $\begin{gathered} \mathrm{P} 70 \\ \overline{\mathrm{RD}} \end{gathered}$ | 1 | Output <br> Output | Port70: Output port <br> Read: Outputs strobe signal to read external memory |
| $\frac{\mathrm{P} 71}{\frac{\mathrm{WRLL}}{}}$ | 1 | I/O <br> Output <br> Output | Port 71: I/O port <br> Write: Output strobe signal for writing data on pins D0 to D7 <br> NAND flash read: Outputs strobe signal to read external NAND flash |
| P72 <br> $\overline{\text { WRLU }}$ <br> $\overline{\text { NDWE }}$ | 1 | I/O <br> Output <br> Output | Port 72: I/O port <br> Write: Output strobe signal for writing data on pins D8 to D15 Write Enable for NAND flash |
| $\begin{aligned} & \text { P73 } \\ & \text { EA24 } \end{aligned}$ | 1 | Output <br> Output | Port 73: Output port <br> Extended Address 24 |
| $\begin{aligned} & \text { P74 } \\ & \text { EA25 } \end{aligned}$ | 1 | Output Output | Port 74: Output port Extended Address 25 |
| P75 <br> R/W <br> NDR/ $\bar{B}$ | 1 | I/O <br> Output Input | Port 75: I/O port <br> Read/Write: 1 represents read or dummy cycle; 0 represents write cycle NAND flash ready (1)/Busy (0) input |
| $\frac{\mathrm{P} 76}{\text { WAIT }}$ | 1 | I/O Input | Port 76: I/O port <br> Wait: Signal used to request CPU bus wait |

Table 2.3.2 Pin Names and Functions (2/5)

| Pin Name | Number of <br> Pins | I/O |  |
| :--- | :---: | :---: | :--- |
| P80 <br> CS0 | 1 | Output <br> Output | Port80: Output port <br> Chip select 0: Outputs "low" when address is within specified address area |
| P81 <br> CS1 | 1 | Output <br> Output <br> Output | Port81: Output port <br> Chip select 1: Outputs "Iow" when address is within specified address area <br> Chip select for SDRAM: Outputs "0" when address is within SDRAM address area |
| P82 <br> CS2 | 1 | Output <br> Output <br> Output | Port82: Output port <br> Chip select 2: Outputs "Low" when address is within specified address area <br> Expand chip select: ZA: Outputs "0" when address is within specified address area |
| P83 | 1 | Output <br> Output | Port83: Output port <br> Chip select 3: Outputs "low" when address is within specified address area |
| P84 <br> CSZB | 1 | Output <br> Output <br> Output | Port84: Output port <br> Expand chip select: ZB: Outputs "0" when address is within specified address area <br> Chip select for NAND flash 0: Outputs "0" when NAND flash 0 is enabled |
| ND0CE |  |  |  |

Table 2.3.3 Pin Names and Functions (3/5)

| Pin Name | Number of Pins | I/O | Function |
| :---: | :---: | :---: | :---: |
| PC0 <br> INTO <br> TA1OUT | 1 | I/O <br> Input Output | Port C0: I/O port (Schmitt-input) <br> Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge 8-bit timer 1 output: Timer 1 output |
| PC1 <br> INT1 <br> TA3OUT | 1 | I/O <br> Input Output | Port C1: I/O port (Schmitt-input) <br> Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge 8-bit timer 3 output: Timer 3 output |
| PC2 <br> INT2 <br> TB0OUTO | 1 | I/O <br> Input <br> Output | Port C2: I/O port (Schmitt-input) <br> Interrupt request pin 2: Interrupt request pin with programmable rising/falling edge Timer B0 output |
| $\begin{aligned} & \hline \text { PC3 } \\ & \text { INT3 } \end{aligned}$ | 1 | $\begin{gathered} \text { I/O } \\ \text { Input } \end{gathered}$ | Port C3: I/O port (Schmitt-input) <br> Interrupt request pin 3: Interrupt request pin with programmable rising/falling edge |
| PC4 to PC5 | 2 | I/O | Port C4 to C5: U/O port |
| $\begin{aligned} & \text { PC6 } \\ & \text { KO8 } \\ & \text { EA24 } \end{aligned}$ | 1 | I/O <br> Output <br> Output | Port C6: I/O port <br> Key Output 8: Pin used of key-scan strobe (Open-drain output programmable) <br> Extended Address 24 |
| $\begin{aligned} & \frac{\mathrm{PC} 7}{\mathrm{CSZF}} \\ & \mathrm{EA} 25 \end{aligned}$ | 1 | I/O <br> Output <br> Output | Port C7: I/O port <br> Expand chip select: ZF: Outputs " 0 " when address is within specified address area Extended Address 25 |
| $\begin{aligned} & \text { PF0 } \\ & \text { TXD0 } \end{aligned}$ | 1 | $\begin{gathered} \text { I/O } \\ \text { Output } \end{gathered}$ | Port FO: I/O port (Schmitt-input) <br> Serial 0 send data: Open-drain output programmable |
| $\begin{aligned} & \text { PF1 } \\ & \text { RXD0 } \end{aligned}$ | 1 | $\begin{gathered} \text { I/O } \\ \text { Input } \end{gathered}$ | Port F1: I/O port (Schmitt-input) Serial 0 receive data |
| $\begin{aligned} & \hline \text { PF2 } \\ & \text { SCLK0 } \\ & \overline{\mathrm{CTS0}} \\ & \hline \end{aligned}$ | 1 | $\begin{gathered} \text { I/O } \\ \text { I/O } \\ \text { Input } \\ \hline \end{gathered}$ | Port F2: I/O port (Schmitt-input) <br> Serial 0 clock I/O <br> Serial 0 data send enable (Clear to send) |
| PF7 <br> SDCLK | 1 | Output <br> Output | Port F7: Output port <br> Clock for SDRAM (When SDRAM is not used, SDCLK can be used as system clock) |
| PG0 to PG1 AN0 to AN1 | 2 | Input Input | Port G0 to G1 port: Pin used to input ports <br> Analog input 0 to 1: Pin used to Input to AD conveter |
| $\begin{aligned} & \text { PG2 } \\ & \text { AN2 } \\ & \text { MX } \end{aligned}$ | 1 | Input <br> Input <br> Output | Port G2 port: Pin used to input ports <br> Analog input 2: Pin used to Input to AD conveter X-Minus: Pin connectted to X - for touch screen panel |
| $\begin{aligned} & \text { PG3 } \\ & \text { AN3 } \\ & \text { MY } \\ & \hline \overline{\text { ADTRG }} \end{aligned}$ | 1 | Input <br> Input <br> Output <br> Intput | Port G3 port: Pin used to input ports <br> Analog input 3: Pin used to input to AD conveter Y-Minus: Pin connectted to $Y$ - for touch screen panel AD trigger: Signal used to request AD start |

Table 2.3.4 Pin Names and Functions (4/5)

| Pin Name | Number of Pins | I/O | Function |
| :---: | :---: | :---: | :---: |
| PJO <br> SDRAS <br> $\overline{\text { SRLLB }}$ | 1 | Output <br> Output <br> Output | Port JO: Output port <br> Row address strobe for SDRAM <br> Data enable for SRAM on pins D0 to D7 |
| PJ1 <br> $\overline{\text { SDCAS }}$ <br> $\overline{\text { SRLUB }}$ | 1 | Output <br> Output <br> Output | Port J1: Output port <br> Column address strobe for SDRAM <br> Data enable for SRAM on pins D8 to D15 |
| PJ2 <br> $\overline{\text { SDWE }}$ <br> $\overline{\text { SRWR }}$ | 1 | Output <br> Output <br> Output | Port J2: Output port <br> Write enable for SDRAM <br> Write for SRAM: Strobe signal for writing data |
| $\begin{array}{\|l\|} \hline \text { PJ3 } \\ \text { SDLLDQM } \\ \hline \end{array}$ | 1 | Output <br> Output | Port J3: Output port <br> Data enable for SDRAM on pins D0 to D7 |
| $\begin{aligned} & \text { PJ4 } \\ & \text { SDLUDQM } \end{aligned}$ | 1 | Output <br> Output | Port J4: Output port <br> Data enable for SDRAM on pins D8 to D15 |
| PJ5 <br> NDALE | 1 | I/O Output | Port J5: I/O port <br> Address latch enable for NAND flash |
| PJ6 <br> NDCLE | 1 | I/O Output | Port J6: I/O port Command latch enable for NAND flash |
| $\begin{aligned} & \text { PJ7 } \\ & \text { SDCKE } \end{aligned}$ | 1 | Output <br> Output | Port J7: Output port Clock enable for SDRAM |
| $\begin{array}{\|l\|} \hline \text { PKO } \\ \text { LCPO } \end{array}$ | 1 | Output <br> Output | Port K0: Output port LCD driver output pin |
| $\begin{aligned} & \text { PK1 } \\ & \text { LLP } \end{aligned}$ | 1 | Output <br> Output | Port K1: Output port LCD driver output pin |
| $\begin{aligned} & \text { PK2 } \\ & \text { LFR } \end{aligned}$ | 1 | Output <br> Output | Port K2: Output port LCD driver output pin |
| $\begin{aligned} & \text { PK3 } \\ & \text { LBCD } \end{aligned}$ | 1 | Output <br> Output | Port K3: Output port LCD driver output pin |
| $\begin{aligned} & \text { PK4 } \\ & \text { SPDI } \end{aligned}$ | 1 | $\begin{aligned} & \text { I/O } \\ & \text { Input } \end{aligned}$ | Port K4: I/O port <br> Data input pin for SD card |
| $\begin{aligned} & \text { PK5 } \\ & \text { SPDO } \end{aligned}$ | 1 | I/O Output | Port K5: I/O port <br> Data output pin for SD card |
| $\frac{\mathrm{PK} 6}{\mathrm{SPCS}}$ | 1 | $\begin{gathered} \hline \text { I/O } \\ \text { Output } \end{gathered}$ | Port K6: I/O port Chip select pin for SD card |
| PK7 <br> SPCLK | 1 |  | Port K7: I/O port <br> Clock output pin for SD card |
| $\begin{aligned} & \text { PL0 to PL3 } \\ & \text { LD0 to LD3 } \end{aligned}$ | 4 | Output Output | Port LO to L3: Output port Data bus for LCD driver |
| $\begin{aligned} & \text { PL4 to PL5 } \\ & \text { LD4 to LD5 } \end{aligned}$ | 2 | I/O Output | Port L4 to L5: I/O port Data bus for LCD driver |
| $\begin{aligned} & \text { PL6 } \\ & \text { LD6 } \\ & \hline \text { BUSRQ } \end{aligned}$ | 1 | I/O <br> Output Input | Port L6: I/O port <br> Data bus for LCD driver <br> Bus request: request pin that set external memory bus to high-impedance (for External DMAC) |
| $\begin{array}{\|l} \hline \text { PL7 } \\ \text { LD7 } \\ \hline \text { BUSAK } \end{array}$ | 1 | I/O <br> Output <br> Output | Port L7: I/O port <br> Data bus for LCD driver <br> Bus acknowledge: this pin show that external memory bus pin is set to high-impedance by receiving $\overline{B U S R Q}$ (for External DMAC) |

Table 2.3.5 Pin Names and Functions (5/5)

| Pin Name | Number of Pins | I/O | Function |
| :---: | :---: | :---: | :---: |
| PM1 MLDALM | 1 | Output Output | Port M1: Output port Melody/alarm output pin |
| PM2 <br> ALARM <br> MLDALM | 1 | Output <br> Output <br> Output | Port M2: Output port <br> RTC alarm output pin <br> Melody/alarm output pin (inverted) |
| $\begin{aligned} & \hline \text { PNO to PN7 } \\ & \text { KOO to KO7 } \end{aligned}$ | 8 | I/O Output | Port N0 to N7: I/O port <br> Key out pin (Open-drain setting ) |
| AM0, AM1 | 2 | Input | Operation mode: <br> Fix to $\mathrm{AM} 1=$ " 0 ", AM0 $=$ " 1 " for 16 -bit external bus starting <br> Fix to $\mathrm{AM} 1=$ " 1 ", AM0 $=$ " 0 " for 32 -bit external bus starting <br> Fix to $\mathrm{AM} 1=$ " 1 ", AM0 = " 1 " Prohibit setting <br> Fix to $\mathrm{AM} 1=$ " 0 ", $\mathrm{AM} 0=$ " 0 " Prohibit setting |
| X1/X2 | 2 | I/O | High-frequency oscillator connection pins |
| XT1/XT2 | 2 | I/O | Low-frequency oscillator connection pins |
| RESET | 1 | Input | Reset: Initializes TMP92CA25 (with pull-up resistor, Schmitt input) |
| VREFH | 1 | Input | Pin for reference voltage input to AD converter (H) |
| VREFL | 1 | Input | Pin for reference voltage input to AD converter (L) |
| RTCVCC | 1 | - | Power supply pin for RTC |
| $\overline{\mathrm{BE}}$ | 1 | Input | Back up enable pin: When power off $D V_{C C}$ and $A V_{S S}$ during RTC is operating, set to "L" level beforehand. Usually, this pin used to "H" level. (Schmitt input) |
| AVCC | 1 | - | Power supply pin for AD converter |
| AVSS | 1 | - | GND pin for AD converter (0 V) |
| DVCC | 3 | - | Power supply pins (All $\mathrm{DV}_{\mathrm{CC}}$ pins should be connected to the power supply pin) |
| DVSS | 3 | - | GND pins ( 0 V ) (All DV ${ }_{\text {SS }}$ pins should be connected to GND (0 V)) |

## 3. Operation

This section describes the basic components, functions and operation of the TMP92CA25.

### 3.1 CPU

The TMP92CA25 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

### 3.1.1 CPU Outline

The TLCS-900/H1 CPU is a high-speed, high-performance CPU based on the TLCS-900/L1 CPU. The TLCS-900/H1 CPU has an expanded 32 -bit internal data bus to process instructions more quickly.

The following is an outline of the CPU:

Table 3.1.1 TMP92CA25 Outline

| Parameter | TMP92CA25 |
| :---: | :---: |
| Width of CPU address bus | 24 bits |
| Width of CPU data bus | 32 bits |
| Internal operating frequency | Max 20 MHz |
| Minimum bus cycle | 1-clock access (50 ns at fsYs = 20MHz) |
| Internal RAM | 32-bit 1-clock access |

### 3.1.2 Reset Operation

When resetting the TMP92CA25, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text { RESET }}$ input low for at least 20 system clocks ( $16 \mu \mathrm{~s}$ at $\mathrm{fc}=40 \mathrm{MHz}$ ).
At reset, since the clock doubler (PLL) is bypassed and the clock-gear is set to $1 / 16$, the system clock operates at $1.25 \mathrm{MHz}(\mathrm{fc}=40 \mathrm{MHz})$.
When the reset has been accepted, the CPU performs the following:

- Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

| $\mathrm{PC}<7: 0>$ | $\leftarrow$ data in location FFFF00H |
| :--- | :--- |
| PC $<15: 8>$ | $\leftarrow$ data in location FFFF01H |
| PC $<23: 16>$ | $\leftarrow$ data in location FFFF02H |

- Sets the stack pointer (XSP) to 00000000 H .
- Sets bits $<$ IFF2:0> of the status register (SR) to 111 (thereby setting the interrupt level mask register to level 7).
- Clears bits $<$ RFP1:0> of the status register to 00 (there by selecting register bank $0)$.
When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as shown in the "Special Function Register" table in section 5 .
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
Internal reset is released as soon as external reset is released.
Memory controller operation cannot be ensured until the power supply becomes stable after power-on reset. External RAM data provided before turning on the TMP92CA25 may be corrupted because the control signals are unstable until the power supply becomes stable after power on reset.


Figure 3.1.1 Power on Reset Timing Example

Figure 3.1.2 TMP92CA25 Reset Timing Chart

### 3.1.3 Setting of AM0 and AM1

Set AM1 and AM0 pins as shown in Table 3.1.2 according to system usage.

Table 3.1.2 Operation Mode Setup Table

| Operation Mode | Mode Setup Input Pin |  |  |
| :---: | :---: | :---: | :---: |
|  | RESET | AM1 | AM0 |
| 16-bit external bus starting <br> (MULTI 16 mode) |  |  | 0 |
| 8-bit external bus starting <br> (MULTI 8 mode) |  | 1 | 0 |
| Prohibit setting |  | 1 | 1 |
| Reserve (Toshiba test mode) |  | 0 | 0 |

### 3.2 Memory Map

Figure 3.2 .1 is a memory map of the TMP92CA25.


Figure 3.2.1 Memory Map

Note 1: The Provisional emulator control area, mapped F00000H to FOFFFFH after reset, is for emulator use and so is not available. When emulator $\overline{W R}$ signal and $\overline{\mathrm{RD}}$ signal are asserted, this area is accessed. Ensure external memory is used.

Note 2: Do not use the last 16-byte area (FFFFFOH to FFFFFFH). This area is reserved for an emulator.

### 3.3 Clock Function and Stand-by Function

The TMP92CA25 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reduction circuits. They are used for low power, low noise systems.

This chapter is organized as follows:
3.3.1 Block diagram of system clock
3.3.2 SFR
3.3.3 System clock controller
3.3.4 Clock doubler (PLL)
3.3.5 Noise reduction circuits
3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2, XT1 and XT2 pins) and (c) triple clock mode (X1, X2, XT1 and XT2 pins and PLL).

Figure 3.3 .1 shows a transition figure.

(a) Single clock mode transition figure

(b) Dual clock mode transition figure

(c) Triple clock mode transition figure

Note 1: It is not possible to control PLL in SLOW mode when shifting from SLOW mode to NORMAL mode with use of PLL. (PLL start up/stop/change write to PLLCR0<PLLON>, PLLCR1<FCSEL> register)

Note 2: When shifting from NORMAL mode with use of PLL to NORMAL mode, execute the following setting in the same order.

1) Change CPU clock (PLLCR0<FCSEL> $\leftarrow$ " 0 ")
2) Stop PLL circuit (PLLCR1<PLLON> $\leftarrow$ " 0 ")

Note 3: It is not possible to shift from NORMAL mode with use of PLL to STOP mode directly.
NORMAL mode should be set once before shifting to STOP mode. (Sstop the high-frequency oscillator after stopping PLL.)

Figure 3.3.1 System Clock Block Diagram
The clock frequency input from the X 1 and X 2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the clock $f_{F P H}$. The system clock $f_{S Y S}$ is defined as the divided clock of $f_{F P H}$, and one cycle of $f_{S Y S}$ is defined as one state.

### 3.3.1 Block Diagram of System Clock



Figure 3.3.2 Block Diagram of System Clock

### 3.3.2 SFR

| $\begin{aligned} & \text { SYSCRO } \\ & \text { (10EOH) } \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | XEN | XTEN |  |  | ${ }^{-}$ | WUEF |  |  |
|  | Read/Write | R/W |  | $\mathrm{S}^{2}$ | ${ }^{-}$ | ${ }^{-}$ | R/W | - | - |
|  | After reset | 1 | 1 | $\bigcirc$ | $\square^{-}$ | - | 0 | - |  |
|  | Function | Highfrequency oscillator <br> (fc) <br> 0: Stop <br> 1: Oscillation | Lowfrequency oscillator (fs) <br> 0: Stop <br> 1: Oscillation |  |  |  | Warm-up timer <br> 0 : Write don't care <br> 1: Write start timer <br> 0 : Read end warm-up <br> 1: Read do not end warm-up |  |  |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SYSCR1 <br> (10E1H) | Bit symbol |  |  |  |  | SYSCK | GEAR2 | GEAR1 | GEAR0 |
|  | Read/Write |  |  |  | - | R/W |  |  |  |
|  | After reset |  |  |  | $\mathrm{C}^{\text {c }}$ | 0 | 1 | 0 | 0 |
|  | Function |  |  |  |  | Select system clock 0: fc 1: fs | Select gear value of high-frequency (fc) 000: fc <br> 001: fc/2 <br> 010: fc/4 <br> 011: fc/8 <br> 100: fc/16 <br> 101: (Reserved) <br> 110: (Reserved) <br> 111: (Reserved) |  |  |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{aligned} & \text { SYSCR2 } \\ & (10 E 2 H) \end{aligned}$ | Bit symbol | - |  | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 |  |  |
|  | Read/Write | R/W |  | R/W |  |  |  |  |  |
|  | After reset | 0 | - | 1 | 0 | 1 | 1 | , |  |
|  | Function | Always <br> write "0" |  | Warm-up ti 00: Reserved <br> 01: $2^{8}$ /input <br> 10: $2^{14}$ inpu <br> 11: $2^{16} /$ inpu | er <br> requency <br> frequency <br> frequency | HALT mode 00: Reserve 01: STOP m 10: IDLE1 m 11: IDLE2 m | d <br> ode <br> ode <br> mode |  |  |

Note 1: The unassigned registers, SYSCR0[bit5:3](bit5:3), SYSCR0[bit1:0](bit1:0), SYSCR1[bit7:4](bit7:4), and SYSCR2<bit6, bit1:0> are read as undefined value.

Note 2: Low-frequency oscillator is enabled on reset.

Figure 3.3.3 SFR for System Clock

| $\begin{aligned} & \text { EMCCRO } \\ & (10 E 3 H) \end{aligned}$ | $\bigcirc$ | 7 | 6 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PROTECT |  |  | ${ }^{-}$ | ${ }^{\text {r }}$ | ${ }^{\text {r }}$ | EXTIN | DRVOSCH | DRVOSCL |
|  | Read/Write | R |  |  |  |  | $\bigcirc$ |  | R/W |  |
|  | After reset | 0 |  |  | $\mathrm{S}^{2}$ | - | - | 0 | 1 | 1 |
|  | Function | Protect flag 0: OFF 1: ON |  |  |  |  |  | 1: External clock | fc oscillator driver ability <br> 1: Normal <br> 0: Weak | fs oscillator driver ability <br> 1: Normal <br> 0: Weak |
| $\begin{aligned} & \text { EMCCR1 } \\ & (10 \mathrm{E} 4 \mathrm{H}) \end{aligned}$ | Bit symbol |  |  |  |  |  |  |  |  |  |
|  | Read/Write |  |  |  |  |  |  |  |  |  |
|  | After reset | Switch the protect ON/OFF by writing the following to 1st-KEY, 2nd-KEY |  |  |  |  |  |  |  |  |
|  | Function | 1st-KEY: write in sequence EMCCR1 $=5 \mathrm{AH}, \mathrm{EMCCR} 2=\mathrm{A} 5 \mathrm{H}$ <br> 2nd-KEY: write in sequence EMCCR1 $=\mathrm{A} 5 \mathrm{H}, \mathrm{EMCCR} 2=5 \mathrm{AH}$ |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { EMCCR2 } \\ & (10 E 5 H) \end{aligned}$ | Bit symbol |  |  |  |  |  |  |  |  |  |
|  | Read/Write |  |  |  |  |  |  |  |  |  |
|  | After reset |  |  |  |  |  |  |  |  |  |
|  | Function |  |  |  |  |  |  |  |  |  |

Note: When restarting the oscillator from the stop oscillation state (e.g. restarting the oscillator in STOP mode), set EMCCR0<DRVOSCH>, <DRVOSCL> = " 1 ".

Figure 3.3.4 SFR for System Clock

PLLCR0 (10E8H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - | FCSEL | LUPFG | $\bigcirc$ | ${ }^{-}$ | ${ }^{-}$ | ${ }^{\text {- }}$ | ${ }^{-}$ |
| Read/Write | - | R/W | R | - | ${ }^{-}$ | ${ }^{-}$ | - | $\mathrm{C}^{2}$ |
| After reset | $\bigcirc$ | 0 | 0 | - | - | $\bigcirc$ | $\bigcirc$ | ${ }_{-}$ |
| Function |  | Select fc clock 0: fosch 1: fPLL | Lock up timer status flag <br> 0 : Not end <br> 1: End |  |  |  |  |  |

Note: Ensure that the logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

PLLCR1 (10E9H)

| Bit symbol | PLLON | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 0 |  |  |  |  |  |  |  |
| Function | Control <br> on/off <br> 0: OFF <br> 1: ON |  |  |  |  |  |  |  |

Figure 3.3.5 SFR for PLL

PxDR
(xxxxH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | Px7D | Px6D | Px5D | Px4D | Px3D | Px2D | Px1D | Px0D |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | Output/input buffer drive-register for stand-by mode |  |  |  |  |  |  |  |

(Purpose and use)
This register is used to set each pin status at stand-by mode.
All ports have registers of the format shown above. (" $x$ " indicates the port name.)
For each register, refer to "3.5 Function of ports".
Before "Halt" instruction is executed, set each register according to the expected pin-status. They will be effective after the CPU has executed the "Halt" instruction.
This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).
The output/input buffer control table is shown below.

| OE | PxnD | Output Buffer | Input Buffer |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | OFF |
| 0 | 1 | OFF | ON |
| 1 | 0 | OFF | OFF |
| 1 | 1 | ON | OFF |

Note 1: OE denotes an output enable signal before stand-by mode. Basically, PxCR is used as OE.
Note 2: " n " in PxnD denotes the bit number of PORTx.

Figure 3.3.6 SFR for Drive Register

### 3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCRO<XTEN> control enabling and disabling of each oscillator, and SYSCR1[GEAR2:0](GEAR2:0) sets the high-frequency clock gear to either $1,2,4,8$ or 16 ( fc , fc/2, $\mathrm{fc} / 4$, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.
The combination of settings <XEN> = 1, <SYSCK> = 0 and [GEAR2:0](GEAR2:0) $=100$ will cause the system clock (fsYS) to be set to $\mathrm{fc} / 32$ (fc/16 $\times 1 / 2$ ) after reset.

For example, fSYs is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X 2 pins.
(1) Switching from normal mode to slow mode

When the resonator is connected to the X 1 and X 2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.
The warm-up time can be selected using SYSCR2[WUPTM1:0](WUPTM1:0).
This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2 .
Table 3.3.1 shows the warm-up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Table 3.3.1 Warm-up Times

| Warm-up Time SYSCR2 [WUPTM1:0](WUPTM1:0) | Change to Normal Mode | Change to Slow Mode |
| :---: | :---: | :---: |
| 01 ( $2^{8} /$ frequency) | 6.4 ( $\mu \mathrm{s}$ ) | 7.8 (ms) |
| 10 ( $2^{14 / f r e q u e n c y) ~}$ | 409.6 ( $\mu \mathrm{s}$ ) | 500 (ms) |
| $11\left(2^{16} /\right.$ frequency $)$ | 1.638 (ms) | 2000 (ms) |

Example 1: Setting the clock
Changing from high-frequency (fc) to low-frequency (fs).

| SYSCRO | EQU | 10EOH |  |
| :---: | :---: | :---: | :---: |
| SYSCR1 | EQU | 10E1H |  |
| SYSCR2 | EQU | 10E2H |  |
|  | LD | (SYSCR2), $0 \times 11-\mathrm{XXB}$ | Sets warm-up time to $2^{16} / \mathrm{fs}$. |
|  | SET | 6, (SYSCRO) | Enables low-frequency oscillation. |
|  | SET | 2, (SYSCRO) | Clears and starts warm-up timer. |
| WUP: | BIT | 2, (SYSCRO) |  |
|  | JR | NZ, WUP |  |
|  | SET | 3, (SYSCR1) | Changes fsys from fc to fs. |
|  | RES | 7, (SYSCRO) | Disables high-frequency oscillation. |

X: Don't care, -: No change
<XEN>
$\mathrm{X} 1, \mathrm{X} 2$ pins
<XTEN>
XT1, XT2 pins
Warm-up timer
End of warm-up timer
<SYSCK>
System clock fSYS


Example 2: Setting the clock
Changing from low-frequency ( fs ) to high-frequency (fc).

| SYSCRO | EQU | 10E0H |  |
| :---: | :---: | :---: | :---: |
| SYSCR1 | EQU | 10E1H |  |
| SYSCR2 | EQU | 10E2H |  |
|  | LD | (SYSCR2), $0 \times 10-\mathrm{X} \times \mathrm{B}$ | Sets warm-up time to $2^{14} / \mathrm{fc}$. |
|  | SET | 7, (SYSCR0) | Enables high-frequency oscillation. |
|  | SET | 2, (SYSCRO) | Clears and starts warm-up timer. |
| WUP: | BIT | 2, (SYSCRO) | Detects stopping of warm-up timer. |
|  | JR | NZ, WUP | detects stopping of warm-up timer |
|  | RES | 3, (SYSCR1) | Changes $\mathrm{f}_{\text {SYS }}$ from fs to fc. |
|  | RES | 6, (SYSCRO) | Disables low-frequency oscillation. |

X: Don't care, -: No change
<XEN>

X1, X2 pins
<XTEN>
XT1, XT2 pins
Warm-up timer
End of warm-up timer
<SYSCK>
System Clock fSYS

(2) Clock gear controller
fFPH is set according to the contents of the clock gear select register SYSCR1[GEAR2:0](GEAR2:0) to either $\mathrm{fc}, \mathrm{fc} / 2, \mathrm{fc} / 4, \mathrm{fc} / 8$ or $\mathrm{fc} / 16$. Using the clock gear to select a lower value of f FPH reduces power consumption.

Example 3: Changing to a high-frequency gear
SYSCR1 EQU 10E1H
LD (SYSCR1), $\mathrm{XXXXX0000B} \quad ; \quad$ Changes fsys to fc/2.
LD (DUMMY), OOH ; Dummy instruction
X: Don't care
(High-speed clock gear changing)
To change the clock gear, write the register value to the SYSCR1[GEAR2:0](GEAR2:0) register.It is necessary for the warm-up time to elapse before the change occurs after writing the register value.

There is the possibility that the instruction following the clock gear changing instruction is executed by the clock gear before changing.To execute the instruction following the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

## Example:

SYSCR1 EQU 10E1H
LD (SYSCR1), XXXX0001B ; Changes $\mathrm{f}_{\mathrm{SYS}}$ to fc/4.
LD (DUMMY), OOH ; Dummy instruction
Instruction to be executed after clock gear has changed

### 3.3.4 Clock Doubler (PLL)

PLL outputs the fpLL clock signal, which is four times as fast as fosch. A low-speed-frequency oscillator can be used, even though the internal clock is high-frequency.
A reset initializes PLL to stop status, so setting to PLLCR0, PLLCR1 register is needed before use.
As with an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by a 16 -stage binary counter. Lock up time is about 1.6 ms at $\mathrm{fOSCH}=10$ MHz .

Note 1: Input frequency range for PLL
The input frequency range (High-frequency oscillation) for PLL is as follows:
$\mathrm{f}_{\mathrm{OSCH}}=6$ to $10 \mathrm{MHz}\left(\mathrm{V}_{\mathrm{CC}}=3.0\right.$ to 3.6 V$)$
Note 2: PLLCRO<LUPFG>
The logic of PLLCR0<LUPFG> is different from 900/L1's DFM.
Exercise care in determining the end of lock up time.
The following is an example of settings for PLL starting and PLL stopping.

Example 1: PLL starting

| PLLCR0 | EQU | 10E8H |  |
| :---: | :---: | :---: | :---: |
| PLLCR1 | EQU | 10E9H |  |
|  | LD | (PLLCR1), $1 \times \times \times \times \times \times \times \mathrm{B}$ | Enables PLL operation and starts lock up. |
| LUP: | BIT | 5, (PLLCR0) | Detects end of lock up. |
|  | JR | Z, LUP | Detects end of lock up. |
|  | LD | (PLLCR0), $\mathrm{X} 1 \times \times \times \times \times \times \mathrm{B}$ | Changes fc from 10 MHz to 40 MHz . |
| X: Don't |  |  |  |



Example 2: PLL stopping


## Limitations on the use of PLL

1. It is not possible to execute PLL enable/disable control in the SLOW mode ( fs ) (writing to PLLCR0 and PLLCR1).
PLL should be controlled in the NORMAL mode.
2. When stopping PLL operation during PLL use, execute the following settings in the same order.
```
LD (PLLCRO),00H ; Change the clock fPLL to fOSCH
LD (PLLCR1),00H ; PLL stop
```

3. When stopping the high-frequency oscillator during PLL use, stop PLL before stopping the high-frequency oscillator.

Examples of settings are shown below:
(1) Start up/change control
(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) $\rightarrow$ High-frequency oscillator start up $\rightarrow$ High-frequency oscillator operation mode (fOSCH) $\rightarrow$ PLL start up $\rightarrow$ PLL use mode (fPLL)
LD (SYSCRO), $11---1--B$; High-frequency oscillator start/warm-up start
UP:

\} Check for warm-up end flag
LD (SYSCR1), $\quad-\quad-0-\cdots-B$; Change the system clock fs to fosch
LD (PLLCR1), $1-\ldots \ldots$ - $\quad$ B ; PLL start-up/lock up start
LUP: BIT 5, (PLLCRO)
JR Z, LUP
LD (PLLCRO), $-1-\ldots \ldots$. $\quad$ Change the system clock $f_{O S C H}$ to $f_{P L L}$
(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator Operate) $\rightarrow$ High-frequency oscillator operation mode (fOSCH) $\rightarrow$ PLL start up $\rightarrow$ PLL use mode (fPLL)

(Error) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) $\rightarrow$ High-frequency oscillator start up $\rightarrow$ PLL start up $\rightarrow$ PLL use mode (fPLL)

|  | LD | (SYSCRO), | 11 - - 1 - - B | High-frequency oscillator start/warm-up start |
| :---: | :---: | :---: | :---: | :---: |
| WUP: | BIT | 2, (SYSCRO) |  |  |
|  | JR | NZ, WUP |  | Check for warm-up end flag |
|  | LD | (PLLCR1), | 1- - - - - B | PLL start-up/lock up start |
| LUP: | BIT | 5, (PLLCRO) |  |  |
|  | JR | Z, LUP |  | up end |
|  | LD | (PLLCRO), | - 1 - - - - - B | Change the internal clock fosch to fpLl |
|  | LD | (SYSCR1), | - - - 0-- B; | Change the system clock fs to fPLL |

(2) Change/stop control
(OK) PLL use mode (fPLL) $\rightarrow$ High-frequency oscillator operation mode (fosch) $\rightarrow$ PLL Stop $\rightarrow$ Low-frequency oscillator operation mode (fs) $\rightarrow$ High-frequency oscillator stop

| LD | (PLLCR0), | - $0-----\mathrm{B}$; | Change the system clock fPLL to fosch |
| :---: | :---: | :---: | :---: |
| LD | (PLLCR1), | $0-\ldots-{ }^{\text {- }}$ | PLL stop |
| LD | (SYSCR1), | - - 1 - - B | Change the system clock $\mathrm{fOSCH}^{\text {to }}$ fs |
| LD | (SYSCR0), | $0-\ldots-\ldots$ | High-frequency oscillator stop |

(Error) PLL use mode (fpLL) $\rightarrow$ Low-frequency oscillator operation mode (fs) $\rightarrow$ PLL stop $\rightarrow$ High-frequency oscillator stop

(OK) PLL use mode ( $\mathrm{f}_{\mathrm{PLL}}$ ) $\rightarrow$ Set the STOP mode $\rightarrow$ High-frequency oscillator operation mode (fOSCH) $\rightarrow$ PLL stop $\rightarrow$ Halt (High-frequency oscillator stop)

| LD | (SYSCR2), | $-\ldots-01-\ldots B ;$ | Set the STOP mode <br> (This command can be executed before use of PLL) |
| :--- | :--- | :--- | :--- |
| LD | (PLLCR0), | $-0 \ldots \ldots$ |  |

(Error) PLL use mode (fplL) $\rightarrow$ Set the STOP mode $\rightarrow$ Halt (High-frequency oscillator stop)

LD (SYSCR2), ----01--B; | Set the STOP mode |
| :--- |
| (This command can execute before use of PLL) |

### 3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.
(1) Reduced drivability for high-frequency oscillator
(2) Reduced drivability for low-frequency oscillator
(3) Single drive for high-frequency oscillator
(4) SFR protection of register contents

When above function is used, set EMCCR0 and EMCCR2 registers
(1) Reduced drivability for high-frequency oscillator (Purpose)

Reduces noise and power for oscillator when a resonator is used.
(Block diagram)

(Setting method)
The drive ability of the oscillator is reduced by writing " 0 " to EMCCR0<DRVOSCH> register. At reset, <DRVOSCH> is initialized to " 1 " and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0<DRVOSCH> = "0") is available when $\mathrm{f}_{\mathrm{OSCH}}=6$ to 10 MHz .
(2) Reduced drivability for low-frequency oscillator
(Purpose)
Reduces noise and power for oscillator when a resonator is used.
(Block diagram)

(Setting method)
The drive ability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. At reset, <DRVOSCL> is initialized to " 1 ".
(3) Single drive for high-frequency oscillator
(Purpose)
Remove the need for twin drives and prevent operational errors caused by noise input to X 2 pin when an external oscillator is used.
(Block diagram)

(Setting method)
The oscillator is disabled and starts operation as buffer by writing " 1 " to EMCCR0<EXTIN> register. X2 pin's output is always " 1 ".
At reset, $<$ EXTIN $>$ is initialized to " 0 ".
(4) Runaway prevention using SFR protection register
(Purpose)
Prevention of program runaway caused by introduction of noise.
Write operations to a specified SFR are prohibited so that the program is protected from runaway caused by stopping of the clock or by changes to the memory control register (memory controller, MMU) which prevent fetch operations.

Runaway error handling is also facilitated by INTP0 interruption.
Specified SFR list

1. Memory controller B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BECSL/H MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, PMEMCR, MEMCR0
2. MMU

LOCALPX/PY/PZ, LOCALLX/LY/LZ, LOCALRX/RY/RZ, LOCALWX/WY/WZ,
3. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
4. PLL PLLCR0, PLLCR1
(Operation explanation)
Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 registers.
(Double key)
1st KEY: writes in sequence, 5AH at EMCCR1 and A5H at EMCCR2
2nd KEY: writes in sequence, A5H at EMCCR1 and 5AH at EMCCR2
Protection state can be confirmed by reading EMCCR0<PROTECT>.
At reset, protection becomes OFF.
INTP0 interruption also occurs when a write operation to the specified SFR is executed with protection in the ON state.

### 3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2[HALTM1:0](HALTM1:0) register and each pin-status is set according to the PxDR register, as shown below:

PxDR (xxxxH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | Px7D | Px6D | Px5D | Px4D | Px3D | Px2D | Px1D | PxOD |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | Output/input buffer drive register for stand-by mode |  |  |  |  |  |  |  |

(Purpose and use)

- This register is used to set each pin status at stand-by mode.
- All ports have this registers of the format shown above. ("x" indicates the port name.)
- For each register, refer to 3.5 function of ports.
- Before "Halt" instruction is executed, set each register according to the expected pin status. They will be effective after the CPU has executed the "Halt" instruction.
- This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).
- The Output/Input buffer control table is shown below.

| OE | PxnD | Output Buffer | Input Buffer |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | OFF |
| 0 | 1 | OFF | ON |
| 1 | 0 | OFF | OFF |
| 1 | 1 | ON | OFF |

Note 1: OE denotes an output enable signal before stand-by mode. Basically, PxCR is used as OE.
Note 2: " $n$ " in PxnD denotes the bit number of PORTx
The subsequent actions performed in each mode are as follows:

1. IDLE2: only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.2 shows the register setting operation during IDLE2 mode.
Table 3.3.2 SFR Setting Operation during IDLE2 Mode

| Internal I/O | SFR |
| :--- | :--- |
| TMRA01 | TA01RUN $<12 T A 01>$ |
| TMRA23 | TA23RUN $<12 T A 23>$ |
| TMRB0 | TB0RUN $<12 T B 0>$ |
| SIO0 | SC0MOD1<I2S0 $>$ |
| $I^{2} C$ bus | SBIOBR0<I2SBIO $>$ |
| AD converter | ADMOD1<I2AD $>$ |
| WDT | WDMOD $<12 W D T>$ |

2. IDLE1: Only the oscillator, RTC (real-time clock) and MLD continue to operate.
3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.3.

Table 3.3.3 I/O Operation during HALT Modes

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination of the states of the interrupt mask register [IFF2:0](IFF2:0) and the HALT modes. The details for releasing the halt status are shown in Table 3.3.4.

- Release by interrupt requesting

The HALT mode release method depends on the status of the enabled interrupt. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt is processed depending on its status after the HALT mode is released, and the CPU status executing the instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, HALT mode release is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT4, INTKEY, INTRTC, INTALM and interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, HALT mode release is executed. In this case, the interrupt is processed, and the CPU starts executing the instruction following the HALT instruction, but the interrupt request flag is held at " 1 ".

- Release by resetting

Release of all halt statuses is executed by resetting.
When the STOP mode is released by RESET, it is necessary to allow enough resetting time (see Table 3.3.5) for operation of the oscillator to stabilize.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the HALT instruction is executed.)

Table 3.3.4 Source of Halt State Clearance and Halt Clearance Operation

| Status of Received Interrupt |  |  | Interrupt Enabled <br> (Interrupt level) $\geq$ (Interrupt mask) |  |  | Interrupt Disabled(Interrupt level) < (Interrupt mask) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HALT Mode | IDLE2 | IDLE1 | STOP | IDLE2 | IDLE1 | STOP |
|  |  | INTWD | * | $\times$ | $\times$ | - | - | - |
|  |  | INT0 to INT4 (Note 1) | * | * | ** | $\bigcirc$ | $\bigcirc$ | ○*1 |
|  |  | INTALM0 to INTALM4 | * | * | $\times$ | $\bigcirc$ | $\bigcirc$ | $\times$ |
|  |  | INTTAO to INTTA3, INTTB0 to INTTB1 | - | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | INTRX0 to INTTX0, INTSBI | * | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | INTTBOO, INTI2S | * | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | INTAD, INT5, INTSPI | * | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | INTKEY | * | * | ** | $\bigcirc$ | $\bigcirc$ | -*1 |
|  |  | INTRTC | * | * | ** | $\bigcirc$ | $\bigcirc$ | -*1 |
|  |  | INTLCD | * | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | RESET | Initialize LSI |  |  |  |  |  |

* : After clearing the HALT mode, CPU starts interrupt processing.

○: After clearing the HALT mode, CPU resumes executing starting from the instruction following the HALT instruction.
$\times$ : Cannot be used to release the HALT mode.
-: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. This combination is not available.
*1: Release of the HALT mode is executed after warm-up time has elapsed.
Note 1: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level $H$ until starting interrupt processing. If level $L$ is set before holding level L , interrupt processing is correctly started.

Example: Releasing IDLE1 mode
An INT0 interrupt clears the halt state when the device is in IDLE1 mode.

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.7 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.


Figure 3.3.7 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt
2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC and MLD continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.8 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.


Figure 3.3.8 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt
3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

Figure 3.3.9 illustrates the timing for clearance of the STOP mode halt state by an interrupt.


Figure 3.3.9 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.5 Example of Warm-up Time after Releasing STOP Mode
at $\mathrm{f} \mathrm{OSCH}=40 \mathrm{MHz}$, $\mathrm{fs}=32.768 \mathrm{kHz}$

| SYSCR1 <br> <SYSCK> | $01\left(2^{8}\right)$ | $10\left(2^{14}\right)$ | $11\left(2^{16}\right)$ |
| :---: | :---: | :---: | :---: |
|  | $6.4 \mu \mathrm{~s}$ | $409.6 \mu \mathrm{~s}$ | 1.638 ms |
| 0 (fc) | 7.8 ms | 500 ms | 2000 ms |
| 1 (fs) |  |  |  |

Table 3.3.6 Input Buffer State Table


ON: The buffer is always turned on. A current flows the input buffer if the *1: Port having a pull-up/pull-down resistor. input pin is not driven.
*2: AIN input does not cause a current to flow through the buffer.
OFF: The buffer is always turned off.
-: No applicable

Table 3.3.7 Output Buffer State Table (1/2)

| Port Name | Output Function Name | Output Buffer State |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | During Reset | When the CPU is operating |  | In HALT mode (IDLE1/2/STOP) |  |  |  |
|  |  |  |  |  | <PxDR> = 1 |  | <PxDR> $=0$ |  |
|  |  |  | When used as Function pin | When used as Output pin | When used as Function pin | When used as Output pin | When used as Function pin | When used as Output pin |
| D0~D7 | D0~D7 | OFF | ON upon external write | - | OFF | - | OFF | - |
| P10~P17 | D8~D15 |  |  | ON |  | ON |  | OFF |
| A0~A15 | A16~A15, | ON | ON | - | ON | - |  | - |
| P60~P67 | A16~A23 |  |  | ON |  | ON |  | OFF |
| P70 | $\overline{\mathrm{RD}}$ |  |  |  |  |  |  |  |
| P71 | $\overline{\text { WRLL }}$, $\overline{\text { NDRE }}$ | OFF |  |  |  |  |  |  |
| P72 | $\overline{\text { WRLU }}$, $\overline{\text { NDWE }}$ |  |  |  |  |  |  |  |
| P73 | EA24 |  |  |  |  |  |  |  |
| P74 | EA25 |  |  |  |  |  |  |  |
| P75 | R/W |  |  |  |  |  |  |  |
| P76 | - |  | - |  | - |  | - |  |
| P80 | $\overline{\mathrm{CSO}}$ | ON | ON |  | ON |  | OFF |  |
| P81 | $\overline{\mathrm{CS1}}, \overline{\mathrm{SDCS}}$ |  |  |  |  |  |  |  |
| P82 | $\overline{\mathrm{CS2}}, \overline{\mathrm{CSZA}}$ |  |  |  |  |  |  |  |
| P83 | $\overline{\mathrm{CS3}}$ |  |  |  |  |  |  |  |
| P84 | $\overline{\text { CSZB }}, \overline{\text { NDOCE }}$ |  |  |  |  |  |  |  |
| P85 | $\overline{\text { CSZC }}, \overline{\text { ND1CE }}$ |  |  |  |  |  |  |  |
| P86 | $\overline{\text { CSZD }}$ |  |  |  |  |  |  |  |
| P87 | CSZE |  |  |  |  |  |  |  |
| P90 | TXD0, I2SCKO | OFF |  |  |  |  |  |  |
| P91 | I2SDO |  |  |  |  |  |  |  |
| P92 | I2SWS |  |  |  |  |  |  |  |
| P93 | SDA |  |  |  |  |  |  |  |
| P94 | SCL |  |  |  |  |  |  |  |
| P95 | CLK32KO | ON |  |  |  |  |  |  |
| P96 | PX | OFF |  | - |  | - |  | - |
| P97 | PY |  |  |  |  |  |  |  |

ON: The buffer is always turned on.
*1: Port having a pull-up/pull-down resistor.
OFF: The buffer is always turned off.
-: Not applicable

Table 3.3.8 Output Buffer State Table (2/2)

| Port Name | Output Function Name | Output Buffer State |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | During Reset | When the CPU is operating |  | In HALT mode (IDLE1/2/STOP) |  |  |  |
|  |  |  |  |  | <PxDR> $=1$ |  | <PxDR> $=0$ |  |
|  |  |  | When used as Function pin | When used as Output pin | When used as Function pin | When used as Output pin | When used as Function pin | When used as Output pin |
| PC0 | TA1OUT | OFF | ON | ON | ON | ON | OFF | OFF |
| PC1 | TA3OUT |  |  |  |  |  |  |  |
| PC2 | TB00UT0 |  |  |  |  |  |  |  |
| PC3 | - |  | - |  | - |  | - |  |
| PC6 | KO8, EA24 |  | ON |  | ON |  | OFF |  |
| PC7 | CSZF, EA25 |  |  |  |  |  |  |  |
| PFO | TXD0 |  |  |  |  |  |  |  |
| PF1 | - |  | - |  | - |  | - |  |
| PF2 | SCLK0 |  | ON |  | ON |  | OFF |  |
| PF7 | SDCLK | ON |  |  |  |  |  |  |
| PG2 | MX | OFF |  | - |  | - |  | - |
| PG3 | MY |  |  |  |  |  |  |  |
| PJo | $\overline{\text { SDRAS }} \overline{\text { SRLLB }}$ |  |  | ON |  | ON |  | OFF |
| PJ1 | $\overline{\text { SDCAS }}$, $\overline{\text { SRLUB }}$ |  |  |  |  |  |  |  |
| PJ2 | $\overline{\text { SDWE }}$, $\overline{\text { SRWR }}$ | ON |  |  |  |  |  |  |
| PJ3 | SDLLDQM |  |  |  |  |  |  |  |
| PJ4 | SDLUDQM |  |  |  |  |  |  |  |
| PJ5 | NDALE | OFF |  |  |  |  |  |  |
| PJ6 | NDCLE |  |  |  |  |  |  |  |
| PJ7 | SDCKE | ON |  |  |  |  |  |  |
| PK0 | LCP |  |  |  |  |  |  |  |
| PK1 | LLP |  |  |  |  |  |  |  |
| PK2 | LFR |  |  |  |  |  |  |  |
| PK3 | LBCD |  |  |  |  |  |  |  |
| PK4 | - | OFF | - |  | - |  | - |  |
| PK5 | SPDO |  |  |  |  |  |  |  |
| PK6 | SPCS |  |  |  |  |  |  |  |
| PK7 | SPCLK |  |  |  |  |  |  |  |
| PLO~PL3 | LD0~LD3 | ON |  |  |  |  |  |  |
| PL4~PL6 | LD4~LD6 | OFF |  |  |  |  |  |  |
| PL7 | LD7, BUSAK |  |  |  |  |  |  |  |
| PM1 | MLDALM |  |  |  |  |  |  |  |
| PM2 | $\overline{\text { MLDALM }}$, $\overline{\text { ALARM }}$ |  |  |  |  |  |  |  |
| PNO~PN7 | KO0~KO7 | OFF |  |  |  |  |  |  |
| X2 | - | ON |  | - |  | - | IDLE2/1:ON, STOP: output "H" |  |
| XT2 | - |  |  |  |  |  | $\begin{aligned} & \text { IDLE } \\ & \text { STOP: } \end{aligned}$ | 1:ON, tput "HZ" |

ON: The buffer is always turned on.
*1: Port having a pull-up/pull-down resistor.

OFF: The buffer is always turned off.
-: Not applicable

### 3.4 Interrupts

Interrupts are controlled by the CPU Interrupt mask register [IFF2:0](IFF2:0) (bits12 to 14 of the status register) and by the built-in interrupt controller.

The TMP92CA25 has a total of 49 interrupts divided into the following five types:

```
Interrupts generated by CPU: }9\mathrm{ sources
    Software interrupts: 8 sources
    Illegal instruction interrupt: 1 source
Internal interrupts: }33\mathrm{ sources
    Internal I/O interrupts: }25\mathrm{ sources
    Micro DMA transfer end interrupts: 8 sources
External interrupts: 7 sources
    Interrupts on external pins (INT0 to INT5, INTKEY)
```

A fixed individual interrupt vector number is assigned to each interrupt source.
Any one of six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7 , the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU interrupt mask register [IFF2:0](IFF2:0). If the priority level of the interrupt is greater than or equal to the value in the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU are processed irrespective of the value in $<$ IFF2:0 $>$.

The value in the interrupt mask register $<$ IFF2:0> can be changed using the EI instruction (EI num sets $<$ IFF2:0> to num). For example, the command EI 3 enables the acceptance of all non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI 0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI 1).

The DI instruction (sets [IFF2:0](IFF2:0) to 7) is exactly equivalent to the EI 7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 1 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general purpose interrupt processing mode described above, there is also a micro DMA processing mode.

In micro DMA mode the CPU automatically transfers data in one-byte, two-byte or four-byte blocks; this mode allows high-speed data transfer to and from internal and external memory and internal I/O ports.

In addition, the TMP92CA25 also has a software start function in which micro DMA processing is requested in software rather than by an interrupt.

Figure 3.4.1 is a flowchart showing overall interrupt processing.


Figure 3.4.1 Interrupt and Micro DMA Processing Sequence

### 3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), and executes only steps (2), (4) and (5).
(1) The CPU reads the interrupt vector from the interrupt controller.

When more than one interrupt with the same priority level has been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests.
(The default priority is determined as follows: the smaller the vector value, the higher the priority.)
(2) The CPU pushes the program counter (PC) and status register (SR) onto the top of the stack (pointed to by XSP).
(3) The CPU sets the value of the CPU's interrupt mask register [IFF2:0](IFF2:0) to the priority level for the accepted interrupt plus 1 . However, if the priority level for the accepted interrupt is 7 , the register's value is set to 7 .
(4) The CPU increments the interrupt nesting counter INTNEST by 1.
(5) The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the program counter and the status register from the stack and decrements the interrupt nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU interrupt mask register [IFF2:0](IFF2:0), the CPU will accept the interrupt. The CPU interrupt mask register $<$ IFF2:0> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if, during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps (1) to (5), the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

A reset initializes the interrupt mask register $<$ IFF2:0> to 111 , disabling all maskable interrupts.

Table 3.4 .1 shows the TMP92CA25 interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH ( 256 bytes) is designated as the interrupt vector area.

Table 3.4.1 TMP92CA25 Interrupt Vectors and Micro DMA Start Vectors

| Default Priority | Type | Interrupt Source and Source of Micro DMA Request | Vector Value | Address Refer to Vector | Micro <br> DMA Start <br> Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Nonmaskable | Reset or [SWIO] instruction | 0000H | FFFFOOH |  |
| 2 |  | [SWI1] instruction | 0004H | FFFFF04H |  |
| 3 |  | Illegal instruction or [SW12] instruction | 0008H | FFFF08H |  |
| 4 |  | [SWI3] instruction | 000CH | FFFFOCH |  |
| 5 |  | [SWI4] instruction | 0010H | FFFFF10H |  |
| 6 |  | [SWI5] instruction | 0014H | FFFFF14H |  |
| 7 |  | [SW16] instruction | 0018H | FFFF18H |  |
| 8 |  | [SWI7] instruction | 001CH | FFFFF1CH |  |
| 9 |  | (Reserved) | 0020H | FFFF20H |  |
| 10 |  | INTWD: Watchdog Timer | 0024H | FFFF24H |  |
| - | Maskable | Micro DMA | - | - | - (Note1) |
| 11 |  | INTO: INTO pin input | 0028H | FFFF28H | OAH (Note 2) |
| 12 |  | INT1: INT1 pin input | 002CH | FFFF2CH | OBH |
| 13 |  | INT2: INT2 pin input | 0030H | FFFF30H | OCH |
| 14 |  | INT3: INT3 pin input | 0034H | FFFF34H | ODH |
| 15 |  | INT4: INT4 pin input (TSI) | 0038H | FFFF38H | OEH |
| 16 |  | INTALMO: ALMO (8192 Hz) | 003CH | FFFF3CH | OFH |
| 17 |  | INTALM1: ALM1 $(512 \mathrm{~Hz})$ | 0040H | FFFF40H | 10H |
| 18 |  | INTALM2: ALM2 (64 Hz) | 0044H | FFFF44H | 11H |
| 19 |  | INTALM3: ALM3 (2 Hz) | 0048H | FFFF48H | 12 H |
| 20 |  | INTALM4: ALM4 (1 Hz) | 004CH | FFFF4CH | 13H |
| 21 |  | INTPO: Protect0 (Write to special SFR) | 0050H | FFFF50H | 14H |
| 22 |  | (Reserved) | 0054H | FFFF54H | 15H |
| 23 |  | INTTAO: 8-bit timer 0 | 0058H | FFFF58H | 16H |
| 24 |  | INTTA1: 8-bit timer 1 | 005CH | FFFF5CH | 17H |
| 25 |  | INTTA2: 8-bit timer 2 | 0060H | FFFF60H | 18H |
| 26 |  | INTTA3: 8-bit timer 3 | 0064H | FFFF64H | 19H |
| 27 |  | INTTB0: 16-bit timer 0 | 0068H | FFFF68H | 1 AH |
| 28 |  | INTTB1: 16-bit timer 0 | 006CH | FFFF6CH | 1BH |
| 29 |  | INTKEY: Key-on wakeup | 0070H | FFFFF70H | 1CH |
| 30 |  | INTRTC: RTC (Alarm interrupt) | 0074H | FFFFF74H | 1DH |
| 31 |  | INTTBOO: 16-bit timer 0 (Overflow) | 0078H | FFFF78 ${ }^{\text {H }}$ | 1EH |
| 32 |  | INTLCD: LCDC/LP pin | 007CH | FFFFF7CH | 1FH |
| 33 |  | INTRXO: Serial receive (Channel 0) | 0080H | FFFF80H | 20H (Note 2) |
| 34 |  | INTTXO: Serial transmission (Channel 0) | 0084H | FFFF844 | 21H |
| 35 |  | (Reserved) | 0088H | FFFF88H | 22H (Note 2) |
| 36 |  | (Reserved) | 008CH | FFFF8CH | 23H |
| 37 |  | (Reserved) | 0090H | FFFF90H | 24H |
| 38 |  | (Reserved) | 0094H | FFFF94H | 25H |
| 39 |  | INT5: INT5 pin input | 0098H | FFFF98H | 26H |
| 40 |  | INTI2S: ${ }^{2}$ S (Channel 0) | 009CH | FFFF9CH | 27H |
| 41 |  | INTNDFO (NAND flash controller channel 0) | OOAOH | FFFFAOH | 28 H |
| 42 |  | INTNDF1 (NAND flash controller channel 1) | 00A4H | FFFFA4H | 29H |
| 43 |  | INTSPI: SPIC | 00A8H | FFFFA8H | 2AH |
| 44 |  | INTSBI: SBI | OOACH | FFFFACH | 2BH |
| 45 |  | (Reserved) | OOBOH | FFFFBOH | 2 CH |
| 46 |  | (Reserved) | 00B4H | FFFFB4H | 2DH |
| 47 |  | (Reserved) | 00B8H | FFFFBB8H | 2EH |
| 48 |  | (Reserved) | OOBCH | FFFFBCH | 2FH |
| 49 |  | (Reserved) | 00COH | FFFFCOH | 30 H |
| 50 |  | (Reserved) | 00C4H | FFFFC4H | 31H |


| Default Priority | Type | Interrupt Source and Source of Micro DMA Request | Vector Value | Address Refer to Vector | Micro DMA Start Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 51 | Maskable | (Reserved) | 00C8H | FFFFC8H | 32 H |
| 52 |  | INTAD: AD conversion end | OOCCH | FFFFCCH | 33H |
| 53 |  | INTTCO: Micro DMA end (Channel 0) | OODOH | FFFFDOH | 34 H |
| 54 |  | INTTC1: Micro DMA end (Channel 1) | 00D4H | FFFFD4H | 35H |
| 55 |  | INTTC2: Micro DMA end (Channel 2) | 00D8H | FFFFD8H | 36H |
| 56 |  | INTTC3: Micro DMA end (Channel 3) | OODCH | FFFFDCH | 37H |
| 57 |  | INTTC4: Micro DMA end (Channel 4) | OOEOH | FFFFEOH | 38H |
| 58 |  | INTTC5: Micro DMA end (Channel 5) | 00E4H | FFFFE4H | 39H |
| 59 |  | INTTC6: Micro DMA end (Channel 6) | 00E8H | FFFFE8H | ЗAH |
| 60 |  | INTTC7: Micro DMA end (Channel 7) | 00ECH | FFFFECH | 3BH |
| - <br> to <br> - |  | (Reserved) | OOFOH <br> OOFCH | FFFFFFOH <br> FFFFFCH | $\begin{aligned} & - \\ & \text { to } \end{aligned}$ |

Note 1: Micro DMA default priority.
Micro DMA initiation takes priority over other maskable interrupts.
Note 2: When initiating micro DMA, set at edge detect mode.

### 3.4.2 Micro DMA Processing

In addition to general purpose interrupt processing, the TMP92CA25 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function is implemented through the CPU, when the CPU is placed in a stand-by state by a Halt instruction, the requirements of the micro DMA will be ignored (pending).

Micro DMA supports 8 channels and can be transferred continuously by specifying the micro DMA burst function as below.
Note: When using the micro DMA transfer end interrupt, always write " 1 " to bit 7 of SIMC register.
(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The eight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte, two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1 . If the value of the counter after it has been decremented is not 0 , DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0 , a micro DMA transfer end interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0 , the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (channel 0 thus has the highest priority and channel 7 the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e., interrupt requests should be disabled).

If micro DMA and general purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. (Note) In this case, edge triggered interrupts are the only kinds of general interrupts which can be accepted.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.
This is because the priority level of INTyyy is higher than that of INTxxx.
In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.
INTxxx: level 1 without micro DMA
INTyyy: level 6 with micro DMA

Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24 -bit addresses. Accordingly, micro DMA can only access 16 Mbytes (the upper eight bits of a 32 -bit address are not valid).

Three micro DMA transfer modes are supported: one-byte transfers, two-byte (one-word) transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.4.2 (1), detailed description of the transfer mode register.

Since a transfer counter is a 16 -bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000 H ).
Micro DMA processing can be initiated by any one of 34 different interrupts - the 33 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4 .2 shows a 2-byte transfer carried out using a micro DMA cycle in transfer destination address INC mode (micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)


Figure 3.4.2 Timing for Micro DMA Cycle

State (1), (2): Instruction fetch cycle (Prefetches the next instruction code)
State (3): Micro DMA read cycle
State (4): Micro DMA write cycle
State (5): (The same as in state (1), (2))
(2) Soft start function

The TMP92CA25 can initiate micro DMA either with an interrupt or by using the micro DMA soft start function, in which micro DMA is initiated by a write cycle which writes to the register DMAR.

Writing 1 to any bit of the register DMAR causes micro DMA to be performed once. (If write " 0 " to each bit, micro DMA doesn't operate). On completion of the transfer, the bits of DMAR which support the end channel are automatically cleared to 0 .
Only one channel can be set for DMA request at once. (Do not write " 1 " to plural bits.)
When writing again 1 to the DMAR register, check whether the bit is " 0 " before writing " 1 ". If read " 1 ", micro DMA transfer isn't started yet.
When a burst is specified by the DMAB register, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is 0 . If execatee soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writign to other bits by mistake.

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAR | DMA Request |  | DREQ7 | DREQ6 | DREQ5 | DREQ4 | DREQ3 | DREQ2 | DREQ1 | DREQ0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: DMA request in software |  |  |  |  |  |  |  |

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr, r can be used to set these registers.

(4) Detailed description of the transfer mode register

| ${ }^{0}, 0,0$ | Mode DMAM0 to DMAM7 |  |
| :---: | :---: | :---: |
| $\sqrt{\square}$ |  |  |
| DMAMn[4:0] | Mode Description | Execution State Number |
| 000 zz | Destination INC mode <br> (DMADn + ) $\leftarrow($ DMASn) <br> DMACn $\leftarrow$ DMACn -1 <br> if DMACn $=0$ then INTTCn | 5 states |
| 001 zz | Destination DEC mode (DMADn-) $\leftarrow$ (DMASn) <br> DMACn $\leftarrow$ DMACn -1 <br> if DMACn $=0$ then INTTCn | 5 states |
| 010 zz | Source INC mode <br> (DMADn) $\leftarrow($ DMASn +$)$ <br> DMACn $\leftarrow$ DMACn -1 <br> if DMACn $=0$ then INTTCn | 5 states |
| 011 zz | Source DEC mode <br> (DMADn) $\leftarrow$ (DMASn-) <br> DMACn $\leftarrow$ DMACn -1 <br> if DMACn $=0$ then INTTCn | 5 states |
| 100 zz | Source and destination INC mode <br> (DMADn + ) $\leftarrow$ (DMASn+) <br> DMACn $\leftarrow$ DMACn - 1 <br> If DMACn $=0$ then INTTCn | 6 states |
| 101 zz | Source and destination DEC mode <br> (DMADn-) $\leftarrow$ (DMASn-) <br> DMACn $\leftarrow$ DMACn - 1 <br> If DMACn $=0$ then INTTCn | 6 states |
| 110 zz | Source and destination Fixed mode <br> (DMADn) $\leftarrow$ (DMASn) <br> DMACn $\leftarrow$ DMACn - 1 <br> If DMACn $=0$ then INTTCn | 5 states |
| 11100 | Counter mode <br> DMASn $\leftarrow$ DMASn +1 <br> DMACn $\leftarrow$ DMACn -1 <br> if DMACn $=0$ then INTTCn | 5 states |

ZZ: $\quad 00=1$-byte transfer
01 = 2-byte transfer
10 = 4-byte transfer
11 = (Reserved)
Note1: N stands for the micro DMA channel number (0 to 7)
DMADn+/DMASn+: Post-increment (register value is incremented after transfer)
DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)
"I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.
Note3: The execution state number shows number of best case (1-state memory access).

### 3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4 .3 shows the interrupt circuits. The left hand side of the diagram shows the interrupt controller circuit. The right hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 52 interrupts channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases: when a reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEOAD or INTE12). 6 interrupt priorities levels ( 1 to 6 ) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupt (watchdog timer interrupts) is fixed at 7 . If more than one interrupt request with a given priority level are generated simultaneously, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3 rd and 7 th bit of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrupt's vector address to the CPU. The CPU compares the mask value set in [IFF2:0](IFF2:0) of the status register ( SR ) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets $\mathrm{SR}<\mathrm{IFF} 2: 0>$ to the priority level of the accepted interrupt +1 . Hence, during processing of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in SR[IFF2:0](IFF2:0) (e.g., interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (e.g., after execution of a RETI instruction), the CPU restores to $\mathrm{SR}<\mathrm{IFF} 2: 0>$ the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupts to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to micro DMA processing.


Figure 3.4.3 Block Diagram of Interrupt Controller
(1) Interrupt level setting registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTEOAD | INTO <br> \& INTAD enable | FOH | INTAD |  |  |  | INTO |  |  |  |
|  |  |  | IADC | IADM2 | IADM1 | IADM0 | 10C | IOM2 | IOM1 | IOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE12 | INT1 | DOH | INT2 |  |  |  | INT1 |  |  |  |
|  | \& |  | 12C | I2M2 | I2M1 | I2M0 | I1C | I1M2 | I1M1 | I1M0 |
|  | INT2 |  | R | R/W |  |  | R | R/W |  |  |
|  | enable |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE34 | INT3 | D1H | INT4 |  |  |  | INT3 |  |  |  |
|  | \& |  | 14C | I4M2 | 14M1 | 14M0 | I3C | I3M2 | I3M1 | I3M0 |
|  | INT4 |  | R | R/W |  |  | R | R/W |  |  |
|  | enable |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE5I2S | INT5 | EBH | INTI2S |  |  |  | INT5 |  |  |  |
|  | \& |  | II2SC | II2SM2 | II2SM1 | II2SM0 | 15C | 15M2 | 15M1 | 15M0 |
|  | INTI2S |  | R | R/W |  |  | R | R/W |  |  |
|  | enable |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETA01 | INTTAO | D4H | INTTA1 (TMRA1) |  |  |  | INTTAO (TMRAO) |  |  |  |
|  | \& |  | ITA1C | ITA1M2 | ITA1M1 | ITA1M0 | ITAOC | ITAOM2 | ITAOM1 | ITAOMO |
|  | INTTA1 |  | R | R/W |  |  | R | R/W |  |  |
|  | enable |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETA23 | INTTA2 | D5H | INTTA3 (TMRA3) |  |  |  | INTTA2 (TMRA2) |  |  |  |
|  | \& |  | ITA3C | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
|  | INTTA3 <br> enable |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETB01 | INTTB0 | D8H | INTTB1 (TMRB1) |  |  |  | INTTB0 (TMRBO) |  |  |  |
|  | \& |  | ITB1C | ITB1M2 | ITB1M1 | ITB1M0 | ITBOC | ITBOM2 | ITB0M1 | ITBOM0 |
|  | INTTB1 |  | R | R/W |  |  | R | R/W |  |  |
|  | enable |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| intetboo | INTTBOO <br> (Overflow) enable | DAH | - |  |  |  | INTTBOO |  |  |  |
|  |  |  | - | - | - | - | ItBOOC | Ітвоом2 | твоом1 | Ітвоомо |
|  |  |  | Note: Always write 0 |  |  |  | R | R/W |  |  |
|  |  |  |  |  |  |  | 0 | 0 | 0 | 0 |
| INTESO | INTRX0 <br>  <br> INTTXO <br> enable | DBH | INTTX0 |  |  |  | INTRX0 |  |  |  |
|  |  |  | ITXOC | ITXOM2 | ITX0M1 | ITXOM0 | IRXOC | IRXOM2 | IRX0M1 | IRXOM0 |
|  |  |  | R | R/w |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTESPI | INTSPI enable | EOH | INTTX1 |  |  |  | - |  |  |  |
|  |  |  | ITX1C | ITX1M2 | ITX1M1 | ITX1M0 | - | - | - | - |
|  |  |  | R | R/W |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | Note: Always write 0 |  |  |  |
| INTEALM01 | INTALMO \& INTALM1 enable | E5H | INTALM1 |  |  |  | INTALM0 |  |  |  |
|  |  |  | IA1C | IA1M2 | IA1M1 | IA1M0 | IAOC | IAOM2 | IA0M1 | IAOMO |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTEALM23 | INTALM2 \& INTALM3 enable | E6H | INTALM3 |  |  |  | INTALM2 |  |  |  |
|  |  |  | IA3C | IA3M2 | IA3M1 | IA3M0 | IA2C | IA2M2 | IA2M1 | IA2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



(2) External interrupt control

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IIMC | Interrupt input mode control | F6H(Prohibit RMW) | I5EDGE | I4EDGE | I3EDGE | I2EDGE | I1EDGE | IOEDGE | IOLE | - |
|  |  |  | W |  |  |  |  |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | INT5EDGE <br> 0 : Rising <br> 1: Falling | INT4EDGE <br> 0 : Rising <br> 1: Falling | INT3EDGE <br> 0 : Rising <br> 1: Falling | INT2EDGE <br> 0 : Rising <br> 1: Falling | INT1EDGE <br> 0 : Rising <br> 1: Falling | INTOEDGE <br> 0: Rising <br> 1: Falling | 0: INTO edge mode <br> 1: INTO level mode | Always write " 0 " |
| *INTO level enable |  |  |  |  |  |  |  |  |  |  |
| 0 | Edge detect INT |  |  |  |  |  |  |  |  |  |
| 1 | "H" level INT |  |  |  |  |  |  |  |  |  |

Note 1: Disable INTO request before changing INT0 pin mode from level sense to edge sense.
Setting example:
DI
LD (IIMC), XXXXXX00B ; Switches from level to edge.
LD (INTCLR), OAH ; Clears interrupt request flag.
NOP ; Wait El execution
NOP
NOP
El
X: Don't care, -: No change.
Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

Settings of External Interrupt Pin Function

| Interrupt | Pin Name | Mode |  | Setting Method |
| :---: | :---: | :---: | :---: | :---: |
| INTO | PC0 | $\ldots$ | Rising edge | <IOLE> $=0,<10 E D G E>=0$ |
|  |  | $\checkmark$ | Falling edge | <10LE> $=0,<10 E D G E>=1$ |
|  |  | J ${ }^{\circ}$ L | High level | <IOLE> $=1$ |
| INT1 | PC1 | - | Rising edge | <11EDGE> $=0$ |
|  |  | 2 | Falling edge | <11EDGE> $=1$ |
| INT2 | PC2 | - | Rising edge | <12EDGE> $=0$ |
|  |  | $\downarrow$ | Falling edge | <I2EDGE> = 1 |
| INT3 | PC3 | - | Rising edge | <13EDGE> $=0$ |
|  |  | 7 | Falling edge | <I3EDGE> = 1 |
| INT4 | P96 | - | Rising edge | <14EDGE> $=0$ |
|  |  | $\downarrow$ | Falling edge | <14EDGE> = 1 |
| INT5 | P97 | $\ldots$ | Rising edge | <15EDGE> $=0$ |
|  |  | $\square$ | Falling edge | <15EDGE> = 1 |

(3) SIO receive interrupt control

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIMC | SIO interrupt mode control | F5H <br> (Prohibit RMW) | - | - | - | ${ }^{-}$ | - | ${ }^{-}$ | - | IROLE |
|  |  |  | w | - | - | - | - | - |  | w |
|  |  |  | 0 | - | - | $\bigcirc$ | - | - | 1 | 1 |
|  |  |  | Always write "0" <br> (Note) |  |  |  |  |  | Always write "0" | $\begin{array}{\|c\|} \hline 0: \begin{array}{l} \text { INTRXO } \\ \text { edge } \\ \text { mode } \end{array} \\ \hline \end{array}$ |
|  |  |  |  |  |  |  |  |  |  | 1: INTRX0 level mode |

Note: When using the micro DMA transfer end interrupt, always write " 1 ".

INTRX0 rising edge enable

| 0 | Edge detect INTRX0 |
| :--- | :--- |
| 1 | "H" level INTRX0 |

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INT0, perform the following register operation after execution of the DI instruction.

INTCLR $\leftarrow 0$ AH $\quad$ Clears interrupt request flag INT0.

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTCLR | Interrupt clear control | F8H <br> (Prohibit RMW) | CLRV7 | CLRV6 | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRVO |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Interrupt vector |  |  |  |  |  |  |  |

(5) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAOV | DMAO <br> start <br> vector | 100H | $\square$ |  | DMA0V5 | DMA0V4 | DMA0V3 | DMA0V2 | DMA0V1 | DMAOVO |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA0 start vector |  |  |  |  |  |
| DMA1V | DMA1 <br> start vector | 101H |  |  | DMA1V5 | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA1 start vector |  |  |  |  |  |
| DMA2V | DMA2 <br> start vector | 102H |  |  | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA2 start vector |  |  |  |  |  |
| DMA3V | DMA3 <br> start vector | 103H |  |  | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA3 start vector |  |  |  |  |  |
| DMA4V | DMA4 <br> start vector | 104H |  |  | DMA4V5 | DMA4V4 | DMA4V3 | DMA4V2 | DMA4V1 | DMA4V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA4 start vector |  |  |  |  |  |
| DMA5V | DMA5 <br> start vector | 105H |  |  | DMA5V5 | DMA5V4 | DMA5V3 | DMA5V2 | DMA5V1 | DMA5V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA5 start vector |  |  |  |  |  |
| DMA6V | DMA6 <br> start vector | 106H |  |  | DMA6V5 | DMA6V4 | DMA6V3 | DMA6V2 | DMA6V1 | DMA6V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA6 start vector |  |  |  |  |  |
| DMA7V | DMA7 <br> start vector | 107H |  |  | DMA7V5 | DMA7V4 | DMA7V3 | DMA7V2 | DMA7V1 | DMA7V0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  | $\square$ |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\bigcirc$ |  | DMA7 start vector |  |  |  |  |  |

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAB | DMA | 108H | DBST7 | DBST6 | DBST5 | DBST4 | DBST3 | DBST2 | DBST1 | DBST0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: DMA burst request |  |  |  |  |  |  |  |

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004 H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3 -instructions (e.g., "NOP" $\times 3$ times).

If it placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enabled before request flag is cleared.

In the case of changing the value of the interrupt mask register [IFF2:0](IFF2:0) by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

| INTO level mode | In level mode INTO is not an edge triggered interrupt. Hence, in level mode the interrupt request flip-flop for INTO does not function. The peripheral interrupt request passes through the $S$ input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically. |
| :---: | :---: |
|  | If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1 , INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0 , causing INT0 to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. <br> DI <br> LD (IIMC), 00H ; Switches from level to edge. <br> LD (INTCLR), OAH ; Clears interrupt request flag. <br> NOP <br> ; Wait El execution <br> NOP <br> NOP <br> El |
| INTRX | In level mode (the register SIMC<IRxLE> set to "0"), the interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by writing INTCLR register. |

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.
The pin input changes from high to low after an interrupt request has been
generated in level mode. ("H" $\rightarrow$ "L")
INTRX: Instructions which read the receive buffer.
INTRX: Instructions which read the receive buffer.

### 3.5 Function of Ports

The TMP92CA25 I/O port pins are shown in Table 3.5.1 and Table 3.5.2. In addition to functioning as general-purpose I/O ports, these pins are also used by the internal CPU and I/O functions. Table 3.5.3 to Table 3.5.5 list the I/O registers and their specifications.

Table 3.5.1 Port Functions (1/2)
(R: PD = with programmable pull-down resistor, $\mathrm{U}=$ with pull-up resistor)

| Port Name | Pin Name | Number of Pins | 1/O | R | I/O Setting | Pin Name for Built-in Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port 1 | P10 to P17 | 8 | I/O | - | Bit | D8 to D15 |
| Port 6 | P60 to P67 | 8 | I/O | - | Bit | A16 to A23 |
| Port 7 | P70 | 1 | Output | - | (Fixed) | $\overline{\mathrm{RD}}$ |
|  | P71 | 1 | I/O | - | Bit | $\overline{\text { WRLL }}$, $\overline{\text { NDRE }}$ |
|  | P72 | 1 | I/O | - | Bit | $\overline{\text { WRLU }}$, $\overline{\text { NDWE }}$ |
|  | P73 | 1 | I/O | - | Bit | EA24 |
|  | P74 | 1 | I/O | - | Bit | EA25 |
|  | P75 | 1 | I/O | - | Bit | $\mathrm{R} / \overline{\mathrm{W}}, \mathrm{NDR} / \overline{\mathrm{B}}$ |
|  | P76 | 1 | I/O | - | Bit | WAIT |
| Port 8 | P80 | 1 | Output | - | (Fixed) | $\overline{\mathrm{CSO}}$ |
|  | P81 | 1 | Output | - | (Fixed) | $\overline{\mathrm{CS1}}, \overline{\text { SDCS }}$ |
|  | P82 | 1 | Output | - | (Fixed) | $\overline{\text { CS2 }}, \overline{\mathrm{CSZA}}$ |
|  | P83 | 1 | Output | - | (Fixed) | $\overline{\text { CS3 }}$ |
|  | P84 | 1 | Output | - | (Fixed) | $\overline{\text { CSZB }}$, $\overline{\text { WRUL }}$, $\overline{\text { NDOCE }}$ |
|  | P85 | 1 | Output | - | (Fixed) | $\overline{\text { CSZC }}$, $\overline{\text { WRUU }}$, $\overline{\text { ND1CE }}$ |
|  | P86 | 1 | Output | - | (Fixed) | CSZD |
|  | P87 | 1 | Output | - | (Fixed) | CSZE |
| Port 9 | P90 | 1 | I/O | - | Bit | TXD0, I2SCKO |
|  | P91 | 1 | I/O | - | Bit | RXD0, I2SDO |
|  | P92 | 1 | I/O | - | Bit | SCLK0, $\overline{\text { CTSO }}$, I2SWS |
|  | P93 | 1 | I/O | - | Bit | SDA |
|  | P94 | 1 | I/O | - | Bit | SCL |
|  | P95 | 1 | Output | - | (Fixed) | CLK32KO |
|  | P96 | 1 | Input | PD | (Fixed) | INT4, PX |
|  | P97 | 1 | Input | - | (Fixed) | INT5, PY |
| Port A | PA0 to PA7 | 8 | Input | U | (Fixed) | KIO to KI7 |
| Port C | PC0 | 1 | I/O | - | Bit | INT0, TA1OUT |
|  | PC1 | 1 | I/O | - | Bit | INT1, TA3OUT |
|  | PC2 | 1 | I/O | - | Bit | INT2, TB0OUT0 |
|  | PC3 | 1 | I/O | - | Bit | INT3 |
|  | PC4 | 1 | I/O | - | Bit |  |
|  | PC5 | 1 | I/O | - | Bit |  |
|  | PC6 | 1 | I/O | - | Bit | KO8, EA24 |
|  | PC7 | 1 | I/O | - | Bit | CSZF, EA25 |
| Port F | PF0 | 1 | I/O | - | Bit | TXD0 |
|  | PF1 | 1 | I/O | - | Bit | RXD0 |
|  | PF2 | 1 | I/O | - | Bit | SCLK0, $\overline{\mathrm{CTSO}}$ |
|  | PF3 | 1 | I/O | - | Bit |  |
|  | PF4 | 1 | I/O | - | Bit |  |
|  | PF5 | 1 | I/O | - | Bit |  |
|  | PF6 | 1 | I/O | - | Bit |  |
|  | PF7 | 1 | Output | - | (Fixed) | SDCLK |

Table 3.5.2 Port Functions (2/2)
( $\mathrm{R}: \mathrm{PD}=$ with programmable pull-down resistor, $\mathrm{U}=$ with pull-up resistor)

| Port Name | Pin Name | Number of Pins | I/O | R | I/O Setting | Pin Name for Built-in Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port G | PG0 to PG1 | 2 | Input | - | (Fixed) | ANO to AN1 |
|  | PG2 | 1 | Input | - | (Fixed) | AN2, MX |
|  | PG3 | 1 | Input | - | (Fixed) | AN3, $\overline{\text { ADTRG }}$, MY |
| Port J | PJo | 1 | Output | - | (Fixed) | $\overline{\text { SDRAS }}$, $\overline{\text { SRLLB }}$ |
|  | PJ1 | 1 | Output | - | (Fixed) | $\overline{\text { SDCAS }}$, $\overline{\text { SRLUB }}$ |
|  | PJ2 | 1 | Output | - | (Fixed) | $\overline{\text { SDWE, }} \overline{\text { SRWR }}$ |
|  | PJ3 | 1 | Output | - | (Fixed) | SDLLDQM |
|  | PJ4 | 1 | Output | - | (Fixed) | SDLUDQM |
|  | PJ5 | 1 | I/O | - | Bit | NDALE |
|  | PJ6 | 1 | 1/O | - | Bit | NDCLE |
|  | PJ7 | 1 | Output | - | (Fixed) | SDCKE |
| Port K | PK0 | 1 | Output | - | (Fixed) | LCP0 |
|  | PK1 | 1 | Output | - | (Fixed) | LLP |
|  | PK2 | 1 | Output | - | (Fixed) | LFR |
|  | PK3 | 1 | Output | - | (Fixed) | LBCD |
|  | PK4 | 1 | I/O | - | Bit | SPDI |
|  | PK5 | 1 | 1/0 | - | Bit | SPDO |
|  | PK6 | 1 | 1/0 | - | Bit | $\overline{\text { SPCS }}$ |
|  | PK7 | 1 | 1/0 | - | Bit | SPCLK |
| Port L | PL0 to PL3 | 4 | Output | - | (Fixed) | LD0 to LD3 |
|  | PL4 to PL5 | 2 | I/O | - | Bit | LD4 to LD5 |
|  | PL6 | 1 | I/O | - | Bit | LD6, $\overline{\text { BUSRQ }}$ |
|  | PL7 | 1 | I/O | - | Bit | LD7, BUSAK |
| Port M | PM1 | 1 | Output | - | (Fixed) | MLDALM |
|  | PM2 | 1 | Output | - | (Fixed) | $\overline{\text { ALARM }}$, $\overline{\text { MLDALM }}$ |
| Port N | PN0 to PN7 | 8 | I/O | - | Bit | KO0 to KO7 |

Table 3.5.3 I/O Registers and Specifications (1/3)
X: Don't care

| Port | Pin Name | Specification | I/O Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pn | PnCR | PnFC | PnFC2 |
| Port 1 | P10 to P17 | Input port | X | 0 | 0 | None |
|  |  | Output port | X | 1 | 0 |  |
|  |  | D8 to D15 bus | X | X | 1 |  |
|  |  | A0 to A7 output | X |  | 1 |  |
| Port 6 | P60 to P67 | Input port | X | 0 | 0 | None |
|  |  | Output port | X | 1 | 0 |  |
|  |  | A16 to A23 output | X | X | 1 |  |
| Port 7 | P70 to P76 | Output port | X | 1 | 0 | None |
|  | P71 to P76 | Input port | X | 0 | 0 |  |
|  | P70 | $\overline{\mathrm{RD}}$ output | X | None | 1 |  |
|  | P71 | $\overline{\text { WRLL }}$ output | 1 | 1 | 1 |  |
|  |  | $\overline{\text { NDRE output }}$ | 0 | 1 | 1 |  |
|  | P72 | $\overline{\text { WRLU }}$ output | 1 | 1 | 1 |  |
|  |  | $\overline{\text { NDWE output }}$ | 0 | 1 | 1 |  |
|  | P73 | EA24 output | X | 1 | 1 |  |
|  | P74 | EA25 output | X | 1 | 1 |  |
|  | P75 | R/ $\overline{\mathrm{W}}$ output | X | 1 | 1 |  |
|  |  | NDR/ $\bar{B}$ input | X | 0 | 1 |  |
|  | P76 | $\overline{\text { WAIT }}$ input | X | 0 | 1 |  |
| Port 8 | P80 to P87 | Output Port | X | None | 0 | 0 |
|  | P80 | $\overline{\text { CSO }}$ output | X |  | 1 | 0 |
|  | P81 | $\overline{\mathrm{CS1}}$ output | X |  | 1 | 0 |
|  |  | $\overline{\text { SDCS }}$ output | X |  | X | 1 |
|  | P82 | $\overline{\mathrm{CS} 2}$ output | X |  | 1 | 0 |
|  |  | $\overline{\text { CSZA Output }}$ | X |  | 0 | 1 |
|  | P83 | $\overline{\mathrm{CS3}}$ output | X |  | 1 | 0 |
|  | P84 | $\overline{\text { CSZB }}$ output | X |  | 1 | 0 |
|  |  | $\overline{\text { NDOCE }}$ output | X |  | 1 | 1 |
|  | P85 | $\overline{\text { CSZC output }}$ | X |  | 1 | 0 |
|  |  | $\overline{\text { ND1CE }}$ output | X |  | 1 | 1 |
|  | P86 | $\overline{\text { CSZD output }}$ | X |  | 1 | 0 |
|  | P87 | $\overline{\text { CSZE output }}$ | X |  | 1 | 0 |

Table 3.5.4 I/O Registers and Specifications (2/3)
X: Don't care

| Port | Pin Name | Specification | I/O Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pn | PnCR | PnFC | PnFC2 |
| Port 9 | P90 to P94, P96 to P97 | Input port | X | 0 | 0 | 0 |
|  | P90 to P94 | Output port | X | 1 | 0 |  |
|  | P95 |  | X | 0 | 0 |  |
|  | P90 | TXD0 output | X | 1 | 1 |  |
|  |  | I2SCKO output | X | 0 | 1 |  |
|  |  | TXDO output (Open drain) | X | 1 | 1 | 1 |
|  | P91 | RXDO input | X | 0 | 0 | None |
|  |  | I2SDO output | X | 0 | 1 |  |
|  | P92 | SCLK0 output | X | 1 | 1 |  |
|  |  | I2SWS output | X | 0 | 1 |  |
|  |  | SCLKO, $\overline{\text { CTSO }}$ input (Note1) | X | 0 | 0 |  |
|  | P93 | SDA I/O | X | 1 | 1 | 0 |
|  |  | SDA I/O (Open drain) | X | 1 | 1 | 1 |
|  | P94 | SCL I/O | X | 1 | 1 | 0 |
|  |  | SCL I/O (Open drain) | X | 1 | 1 | 1 |
|  | P95 | CLK32KO output | X | 1 | 0 | None |
|  | P96 | INT4 input | X | None | 1 |  |
|  | P97 | INT5 input | X | None | 1 |  |
| Port A | PA0 to PA7 | Input port | None | None | 0 | None |
|  |  | KIO to KI7 input |  |  | 1 |  |
| Port C | PC0 to PC3 | Input port | X | 0 | 0 | None |
|  | PC6 to PC7 | Output port | X | 1 | 0 |  |
|  | PC0 | INTO input | X | 0 | 1 |  |
|  |  | TA1OUT output | X | 1 | 1 | None |
|  | PC1 | INT1 input | X | 0 | 1 | None |
|  |  | TA3OUT output | X | 1 | 1 |  |
|  | PC2 | INT2 input | X | 0 | 1 | None |
|  |  | TB0OUT0 output | X | 1 | 1 | None |
|  | PC3 | INT3 input | X | 0 | 1 | None |
|  | PC6 | KO8 output (Open drain) | X | 0 | 1 |  |
|  |  | EA24 output | 0 | 1 | 1 |  |
|  | PC7 | $\overline{\text { CSZF }}$ output | X | 0 | 1 |  |
|  |  | EA25 output | 0 | 1 | 1 |  |
| Port F | PF0 to PF6 | Input port | X | 0 | 0 | 0 |
|  | PF0 toPF7 | Output port | X | 1 | 0 |  |
|  | PFO | TXD0 output | X | 1 | 1 | 0 |
|  |  | TXD0 output (Open drain) | X | 1 | 1 | 1 |
|  | PF1 | RXD0 input | X | 0 | 0 | None |
|  | PF2 | SCLK0 output | X | 1 | 1 |  |
|  |  | SCLKO, $\overline{\text { CTSO }}$ input | X | 0 | 0 |  |
|  | PF7 | SDCLK output | X | None | 1 |  |

Note: To use P92-pin as SCLK0 input or $\overline{C T S 0}$ input, set "1" to PF<PF2>

Table 3.5.5 I/O Registers and Specifications (3/3)
X: Don't care

| Port | Pin Name | Specification | I/O Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Pn | PnCR | PnFC | PnFC2 |
| Port G | PG0 to PG3 | Input port | X | None | None | None |
|  |  | AN0 to AN3 input |  |  |  |  |
|  | PG3 | $\overline{\text { ADTRG }}$ input |  |  |  |  |
|  | PG2 | MX output |  |  |  |  |
|  | PG3 | MY output |  |  |  |  |
| Port J | PJ0 to PJ7 | Output port | X | 1 | 0 | None |
|  | PJ5 to PJ6 | Input port | X | 0 | 0 |  |
|  | PJ0 | $\overline{\text { SDRAS }}$, $\overline{\text { SRLLB }}$ output | X | None | 1 |  |
|  | PJ1 | $\overline{\text { SDCAS }}$, $\overline{\text { SRLUB }}$ output | X |  | 1 |  |
|  | PJ2 | $\overline{\text { SDWE, }} \overline{\text { SRWR }}$ output | X |  | 1 |  |
|  | PJ3 | SDLLDQM output | X |  | 1 |  |
|  | PJ4 | SDLUDQM output | 1 |  | 1 |  |
|  | PJ5 | NDALE output | 0 | 1 | 1 |  |
|  | PJ6 | NDCLE output | 0 | 1 | 1 |  |
|  | PJ7 | SDCKE output | X | None | 1 |  |
| Port K | PK4 to PK7 | Input port | X | 0 | 0 | None |
|  | PK0 to PK3 | Output port | X | None | 0 | None |
|  | PK4 to PK7 | Output port | X | 1 | 0 |  |
|  | PK0 | LCP0 output | X | None | 1 |  |
|  | PK1 | LLP output | X |  | 1 |  |
|  | PK2 | LFR output | X |  | 1 |  |
|  | PK3 | LBCD output | X |  | 1 |  |
|  | PK4 | SPDI input | X | 0 | 1 |  |
|  | PK5 | SPDO output | X | 1 | 1 |  |
|  | PK6 | $\overline{\text { SPCS output }}$ | X | 1 | 1 |  |
|  | PK7 | SPCLK output | X | 1 | 1 |  |
| Port L | PL4 to PL7 | Input Port | X | 0 | 0 | None |
|  | PL0 to PL7 | Output Port | X | 1 | 0 |  |
|  | PL0 to PL7 | LD0 to LD7 output | X | 1 | 1 |  |
|  | PL6 | $\overline{\text { BUSRQ input }}$ | X | 1 | 1 |  |
|  | PL7 | BUSAK output | X | 1 | 1 |  |
| Port M | PM1 to PM2 | Output Port | X | None | 0 | None |
|  | PM1 | MLDALM output | X |  | 1 |  |
|  | PM2 | MLDALM output | 0 |  | 1 |  |
|  |  | $\overline{\text { ALARM output }}$ | 1 |  | 1 |  |
| Port N | PN0 to PN7 | Input Port | X | 0 | 0 | None |
|  |  | Output Port (CMOS output) | X | 1 | 0 |  |
|  |  | KO output (Open drain output) | X | 1 | 1 |  |

### 3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).

| AM1 | AM0 | Function Setting after Reset is Released |
| :---: | :---: | :---: |
| 0 | 0 | Don't use this setting |
| 0 | 1 | Data bus (D8 to D15) |
| 1 | 0 | Data bus (D8 to D15) |
| 1 | 1 | Input port |



Figure 3.5.1 Port 1

Port 1 register

| $\begin{aligned} & \text { P1 } \\ & (0004 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | Data from external port (Output latch register is cleared to "0") |  |  |  |  |  |  |  |

Port 1 Control register

P1CR
(0006H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C |
| Read/Write | 0 |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | 0 |  |  |  |  |  |  |  |

Port 1 Function register

P1FC
(0007H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  |  |  |  |  |  |  | P1F |
| Read/Write |  |  |  |  |  |  |  | W <br> After reset |
| Function |  |  |  |  |  |  |  | 0: Port 2 <br> 1: Data bus <br> (D8 to D15) |

Port 1 Drive register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P17D | P16D | P15D | P14D | P13D | P12D | P11D | P10D |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note1:Read-modify-write is prohibited for P1CR and P1FC.
Note2: It is set to "Port" or "Data bus" by AM pin setting.

Figure 3.5.2 Register for Port 1

### 3.5.2 A0 to A7

A0 to A7 pin function is Address bus function only. Driver register is following register.

| Port 4 Drive register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P4DR } \\ & (0084 \mathrm{H}) \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P57D | P56D | P55D | P54D | P53D | P52D | P51D | P50D |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Figure 3.5.3 Driver register for A0 to A7

### 3.5.3 A8 to A15

A8 to A15 pin function is Address bus function only. Driver register is following register.

| Port 5 Drive register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P5DR } \\ & \text { (0085H) } \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P57D | P56D | P55D | P54D | P53D | P52D | P51D | P50D |
|  | Read/Write | w |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Figure 3.5.4 Drive register for A 8 to A 15

### 3.5.4 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port 6 can also function as an address bus (A16 to A23).

| AM1 | AM0 | Function Setting after Reset is Released |
| :---: | :---: | :---: |
| 0 | 0 | Don't use this setting |
| 0 | 1 | Address bus (A16 to A23) |
| 1 | 0 | Address bus (A16 to A23) |
| 1 | 1 | Input port |



Figure 3.5.5 Port 6

| $\begin{aligned} & \text { P6 } \\ & (0018 \mathrm{H}) \end{aligned}$ | Port 6 register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | Data from external port (Output latch register is cleared to "0") |  |  |  |  |  |  |  |

Port 6 Control register

P6CR (001AH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P67C | P66C | P65C | P64C | P63C | P62C | P61C | P60C |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function |  |  |  |  |  |  |  |  |

Port 6 Function register

| $\begin{aligned} & \text { P6FC } \\ & \text { (001BH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | P67F | P66F | P65F | P64F | P63F | P62F | P61F | P60F |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset <br> Note 2 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 | 0/1 |
|  | Function | 0: Port 1: Address bus (A16 to A23) |  |  |  |  |  |  |  |


| Port 6 Drive register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P6DR } \\ & (0086 H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P67D | P66D | P65D | P64D | P63D | P62D | P61D | P60D |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note 1: Read-modify-write is prohibited for P6CR and P6FC.
Note 2: It is set to "Port" or "Address bus" by AM pin setting.

Figure 3.5.6 Register for Port 6

### 3.5.5 Port 7 (P70 to P76)

Port 7 is a 7 -bit general-purpose I/O port (P70 is used for output only).
Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, P70 to P76 pins can also function as interface pins for external memory.

A reset initializes P70 pin to output port mode, and P71to P76 pin to input port mode.

| AM1 | AM0 | Function Setting after Reset is Released |
| :---: | :---: | :---: |
| 0 | 0 | Don't use this setting |
| 0 | 1 | $\overline{\mathrm{RD}}$ pin |
| 1 | 0 | $\overline{\mathrm{RD}}$ pin |
| 1 | 1 | P 70 output port |



Figure 3.5.7 Port 7


Figure 3.5.8 Port 7

Port 7 register

P7
(001CH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  | P 76 | P 75 | P 74 | P 73 | P 72 | P 71 | P 70 |
| Read/Write |  | $\mathrm{R} / \mathrm{W}$ |  |  |  |  |  |  |
| After reset |  | Data from external port <br> (Output latch register is <br> set to "1") | Data from external port <br> (Output latch register is <br> set to "0") | Data from external port <br> (Output latch register is <br> set to "1") | 1 |  |  |  |

Port 7 Control register


Port 7 Function register


Port 7 Drive register


| P73 Setting |  |  | P72 Setting |  |  | P71 Setting |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 |  | 0 | 1 |  | 0 | 1 |
| 0 | Input port | Output port | 0 | Input port | Output port | 0 | Input port | Output port |
| 1 | (Reserved) | EA24 output | 1 | (Reserved) | NDWE output (at $<$ P72> $=0$ ) $\overline{\text { WRLH }}$ output (at <P72> = 1) | 1 | (Reserved) | $\overline{\text { NDRE output }}$ <br> at (<P71> = 0) <br> $\overline{\text { WRLL }}$ output <br> (at $\langle P 71\rangle=1$ ) |
| P76 Setting |  |  | P75 Setting |  |  | P74 Setting |  |  |
| $\ll \text { P76C }>$ | 0 | 1 |  | 0 | 1 |  | 0 | 1 |
| 0 | Input port | Output port | 0 | Input port | Output port | 0 | Input port | Output port |
| 1 | $\overline{\text { WAIT }}$ input | (Reserved) | 1 | NDR/ $\bar{B}$ input $\mid(\text { at }<P 75>=1) \mid$ | R/ $\overline{\mathrm{W}}$ output | 1 | (Reserved) | EA25 output |

Note 1: Read-modify-write is prohibited for P7CR and P7FC.
Note 2: It is set to "Port" or " $\overline{\mathrm{RD}}$ " by AM pin setting.
Note 3: When $\overline{\text { NDRE }}$ and $\overline{\text { NDWE }}$ are used, set registers in the following order to avoid outputting a negative glitch.
Order Register Bit2 Bit1
(1) P7 0
(2) P7FC 1
(3) P7CR 1

Figure 3.5.9 Register for Port 7

### 3.5.6 Port 8 (P80 to P87)

Ports 80 to 87 are 8 -bit output ports. Resetting sets the output latch of P82 to "0" and the output latches of P80 to P81, P83 to P87 to " 1 ".

Port 8 can also be set to function as an interface pin for external memory using function register P8FC.

Writing " 1 " in the corresponding bit of P8FC and P8FC2 enables the respective functions.
Resetting <P80F> to $<\mathrm{P} 87 \mathrm{~F}>$ of P8FC to " 0 " and P8FC2 to " 0 ", sets all bits to output ports.


Figure 3.5.10 Port 8

| Port 8 Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { P8 } \\ & (0020 \mathrm{H}) \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| Port 8 Function Register |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { P8FC } \\ & (0023 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | P87F | P86F | P85F | P84F | P83F | P82F | P81F | P80F |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0: Port 1: $\overline{\text { CSZE }}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\text { CSZD }} \end{aligned}$ | Refer to following table | Refer to following table | $\begin{aligned} & \text { 0: Port } \\ & 1: \overline{\mathrm{cs} 3} \end{aligned}$ | Refer to following table | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\mathrm{CS}} \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\mathrm{CSO}} \end{aligned}$ |

Port 8 Function Register 2

| $\begin{aligned} & \text { P8FC2 } \\ & (0021 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | P87F2 | P86F2 | P85F2 | P84F2 | P83F2 | P82F2 | P81F2 | P80F2 |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0: <P87F> <br> 1:Reserved | 0: <P86F> <br> 1:Reserved | Refer to following table | Refer to following table | Always write " 0 " | Refer to table below | $\begin{aligned} & \text { 0: <P81F> } \\ & 1: \overline{\text { SDCS }} \end{aligned}$ | Always write " 0 " |

Port 8 Drive Register

P8DR (0088H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P87D | P86D | P85D | P84D | P83D | P82D | P81D | P80D |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | R/W |  |  |  |  |  |  |  |

P85 Setting

| $<$ P85F $>$ |  |  |
| :---: | :---: | :---: |
| <P85F2> | 0 | 1 |
| 0 | Output port | $\overline{\text { CSZC }}$ output |
| 1 | (Reserved) | $\overline{\text { ND1CE } \text { output }}$ |

P84 Setting

| $<$ P84F |  |  |
| :---: | :---: | :---: |
| <P84F2> | 0 | 1 |
| 0 | Output port | $\overline{\text { CSZB }}$ output |
| 1 | (Reserved) | $\overline{\text { ND0CE } \text { output }}$ |



Note 1: Read-modify-write is prohibited for P8FC and P8FC2.
Note 2: Don't write "1" to P8<P82> register before setting P82 pin to $\overline{\mathrm{CS} 2}$ or $\overline{\mathrm{CSZA}}$ because P82 pin output " 0 " as $\overline{\mathrm{CE}}$ for program memory by reset.

Figure 3.5.11 Register for Port 8

### 3.5.7 Port 9 (P90 to P97)

P90 to P94 are 5-bit general-purpose I/O ports. I/O can be set on a bit basis using the control register. Resetting sets P90 to P94 to input port and all bits of output latch to"1".

P95 is 1-bit general-purpose output port and P96 to P97 are 2-bit general-purpose input ports.

Setting the corresponding bits of P9FC enables the respective functions.
Resetting resets the P9FC to " 0 ", and sets all bits except P95 to input ports.
(1) Port 90 (TXD0, I2SCKO), Port91 (RXD0, I2SDO), Port 92 (SCLK0, $\overline{\text { CTS0 }}$ I2SWS)

Ports 90 to 92 are general-purpose I/O ports. They also function as either SIO0 or I2S. Each pin is detailed below.

|  | SIO mode <br> (SIOO module) | UART, IrDA mode <br> (SIOO module) | $I^{2} S$ mode <br> $\left(I^{2} S\right.$ module) | SIO mode <br> $\left(I^{2} S\right.$ module) |
| :---: | :---: | :---: | :---: | :---: |
| P90 | TXDO <br> (Data output) | TXDO <br> (Data output) | I2SCKO <br> (Clock output) | I2SCKO <br> (Clock output) |
| P91 | RXDO <br> (Data input) | RXDO <br> (Data input) | I2SDO <br> (Data output) | I2SDO <br> (Data output) |
| P92 | SCLKO <br> (Clock input or <br> output) | $\overline{\text { CTSO }}$ <br> (Clear to send) | I2SWS <br> (Word select <br> output) | (No use) |



Figure 3.5.12 P90


Figure 3.5.13 P91 and P92
(2) P93 (SDA), P94 (SCL)


Figure 3.5.14 Port 93 and 94
(3) P95 (CLK32KO)


Figure 3.5.15 Port 95
(4) P96 (INT4, PX), P97 (INT5, PY)


Figure 3.5.16 Port 96, 97

Port 9 Register

P9
(0024H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P 97 | P 96 | P 95 | P 94 | P 93 | P 92 | P 91 | P 90 |
| Read/Write | R |  |  |  |  |  |  |  |
| After reset | Data from external port | 0 | R/W |  |  |  |  |  |

Port 9 Control Register

| $\begin{aligned} & \text { P9CR } \\ & (0026 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  |  | P95C | P94C | P93C | P92C | P91C | P90C |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function |  |  | Refer to following table |  |  |  |  |  |

Port 9 Function Register

| $\begin{aligned} & \text { P9FC } \\ & (0027 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | P97F | P96F | P95F | P94F | P93F | P92F | P91F | P90F |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0: Input port <br> 1: INT5 | $\begin{aligned} & \text { 0: Input port } \\ & \text { 1: INT4 } \end{aligned}$ | Refer to following table |  |  |  |  |  |


| P92 Setting |  |  | P91 Setting |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 |  | 0 | 1 |
| 0 | Input port SCLKO, cTso input | Output port | 0 | Input port RXD0 input | Output port |
| 1 | I2SWS output | SCLK0 output | 1 | I2SDO output | (Reserved) |

P90 Setting

| $<$ PP90C $>$ |  |  |
| :---: | :---: | :---: |
| <P90F> $>$ | 0 | 1 |
| 0 | Input port | Output port |
| 1 | I2SCKO output | TXD0 output |

P95 Setting

| $<$ P95C $>$ |  |  |
| :---: | :---: | :---: |
| <P95F> | 0 | 1 |
| 0 | Output port | CLK32KO output |
| 1 | (Reserved) | (Reserved) |




Port 9 Function Register 2

P9FC2
(0025H)


Port 9 Drive Register

P9DR
(0089H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | P97D | P96D | P95D | P94D | P93D | P92D | P91D | P90D |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | Output/Input buffer drive register for standby mode |  |  |  |  |  |  |  |

Note 1: Read modify write is prohibited for P9CR, P9FC and P9FC2.
Note 2: When setting P97 and P96 pin to INT5 and INT4 input, set P9DR<P97D, P96D> to "00"(prohibit input), and when driving P96 and P97 pins to "0", execute HALT instruction. This setting generates INT5 and INT4 inside. If don't use external interrupt in HALT condition, set like a interrupt don't generated. (e.g. change port setting)

Figure 3.5.17 Register for Port 9

### 3.5.8 Port A (PA0 to PA7)

Ports A0 to A7 are 8-bit input general-purpose ports with pull-up resistor. In addition to functioning as general-purpose I/O ports, ports A0 to A7 can also, as a keyboard interface, operate a key-on wakeup function. The various functions can each be enabled by writing a " 1 " to the corresponding bit of the port A function register (PAFC).

Resetting resets all bits of the register PAFC to " 0 " and sets all pins to be input port.


Figure 3.5.18 Port A

When PAFC = " 1 ", if the input of any of KI0 to KI7 pins fall down, an INTKEY interrupt is generated. An INTKEY interrupt can be used to release all HALT modes.

| Port A Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PA } \\ & (0028 \mathrm{H}) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PAO |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | Data from external port |  |  |  |  |  |  |  |


| Port A Function Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PAFC } \\ & \text { (002BH) } \end{aligned}$ | ${ }^{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PA7F | PA6F | PA5F | PA4F | PA3F | PA2F | PA1F | PAOF |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0 : Key input disable 1 : Key input enable |  |  |  |  |  |  |  |

Port A Drive register

| $\begin{aligned} & \text { PADR } \\ & \text { (008AH) } \end{aligned}$ | Port A Drive register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PA7D | PA6D | PA5D | PA4D | PA3D | PA2D | PA1D | PAOD |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note: Read-modify-write is prohibited for PACR and PAFC.

Figure 3.5.19 Register for Port A

### 3.5.9 Port C (PC0 to PC3, PC6 to PC7)

PC0 to PC7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port C to an input port.

In addition to functioning as a general-purpose I/O port, port C can also function as an output pin for timers (TA1OUT, TA3OUT and TB0OUT0), input pin for external interruption (INT0 to INT3), output pin for memory ( $\overline{\mathrm{CSZF}}$ ), output pin for key (KO8). These settings are made using the function register PCFC. The edge select for external interruption is determined by the IIMC register in the interruption controller.
(1) PC 0 (INT0, TA1OUT)


Figure 3.5.20 Port C0
(2) PC1 (INT1, TA3OUT), PC2 (INT2, TB0OUT0), PC3 (INT3, TB0OUT1)


Figure 3.5.21 Port C1, C2, C3
(3) PC4, PC5


Figure 3.5.22 Port C4, C5
(4) PC6 (KO8, EA24)


Figure 3.5.23 Port C6
(4) $\mathrm{PC} 7(\overline{\mathrm{CSZF}}, ~ \mathrm{EA} 25)$


Figure 3.5.24 Port C7

| Port C Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PC } \\ & (0030 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | Data from external port (Output latch register is set to "1") |  |  |  |  |  |  |  |
| Port C Control Register |  |  |  |  |  |  |  |  |  |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PCCR | Bit symbol | PC7C | PC6C | PC5C | PC4C | PC3C | PC2C | PC1C | PCOC |
| (0032H) | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Refer to following table |  |  |  |  |  |  |  |

Port C Function Register

| $\begin{aligned} & \text { PCFC } \\ & (0033 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PC7F | PC6F | PC5F | PC4F | PC3F | PC2F | PC1F | PCOF |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Refer to following table |  |  |  |  |  |  |  |



PC5 Setting

| $\ll \mathrm{PC} 5 \mathrm{C}>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | (Reserved) | (Reserved) |

PC1 Setting

| $<\angle P C 1 C>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | INT1 | TA3OUT |

PC4 Setting

| $\ll \mathrm{PC} 4 \mathrm{C}>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | (Reserved) | (Reserved) |

PCO Setting

| $\angle \mathrm{PCOC}>$ <br> $<\mathrm{PCOF}>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | INTO | TA1OUT |

PC3 Setting

|  |  |  |
| :---: | :---: | :---: |
| $<$ PC3C $>$ | 0 | 1 |
| 0 | Input port | Output port |
| 1 | INT3 | (Reserved) |

PC7 Setting

| $<$ PC7C $>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | CSZF I/O | EA25 output <br> at $\langle P C 7>=0$ |

PC6 Setting

| $<$ PC6C $>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | KO8 <br> (Open drain) | EA24 output <br> at $\langle$ PC6 $>=0$ |

Port C Drive Register

PCDR
(008CH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | PC7D | PC6D | PC5D | PC4D | PC3D | PC2D | PC1D | PC0D |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | 1 | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |

Note1:Read-modify-write is prohibited for the registers PCCR and PCFC.
Note2: When setting PC3-PC0 pins to INT3-INT0 input, set PCDR[PC3D:PC0D](PC3D:PC0D) to "0000"(prohibit input), and when driving PC3-PCO pins to " 0 ", execute HALT instruction. This setting generates INT3-INTO inside. If don't use external interrupt in HALT condition, set like an interrupt don't generated. (e.g. change port setting)

Figure 3.5.25 Register for Port C

### 3.5.10 Port F (PF0 to PF7)

Ports F0 to F6 are 7-bit general-purpose I/O ports. Resetting sets PF0 to PF6 to be input ports. It also sets all bits of the output latch register to " 1 ". In addition to functioning as general-purpose I/O port pins, PF0 to PF6 can also function as the I/O for serial channels 0 and 1 . A pin can be enabled for I/O by writing a " 1 " to the corresponding bit of the port F function register (PFFC).

Port F7 is a 1 -bit general-purpose output port. In addition to functioning as a general-purpose output port , PF7 can also function as the SDCLK output. Resetting sets PF7 to be an SDCLK output port.
(1) Port F0 (TXD0), F1 (RXD0), F2 (SCLK0, $\overline{\mathrm{CTSO}}$ )

Ports F0 to F2 are general-purpose I/O ports. They also function as either SIOO. Each pin is detailed below.

|  | SIO mode <br> (SIO0 module) | UART, IrDA mode <br> (SIO0 module) |
| :---: | :---: | :---: |
| PF0 | TXD0 <br> (Data output) | TXD0 <br> (Data output) |
| PF1 | RXD0 <br> (Data input) | RXD0 <br> (Data input) |
| PF2 | SCLK0 <br> (Clock input or output) | $\overline{\text { CTS0 }}$ <br> (Clear to send) |



Figure 3.5.26 Port F0


Figure 3.5.27 Port F1


Figure 3.5.28 Port F2
(2) PF3, PF4, PF5, PF6, PF7


Figure 3.5.29 Port F3, F4. F5 and F6


Figure 3.5.30 Port F7

Port F Register

PF
(003CH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 1 | Data from external port (Output latch register is set to "1") |  |  |  |  |  |  |

Port F Control Register


Port F Functon Register

| $\begin{aligned} & \text { PFFC } \\ & \text { (003FH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PF7F | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PF0F |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Refer to following table |  |  |  |  |  | RXD0 pin selection <br> 0: Port F1 <br> 1: Port 91 | Refer to following table |


| PF2 Setting |  |  |
| :---: | :---: | :---: |
| $\underset{<P F 2 F 2 C>}{ }$ | 0 | 1 |
| 0 | Input port, <br> SCLKO, CTSO input From PF2 pin at <PF2> $=0$ From P92 pin at <PF2> $=1$ | Output port |
| 1 | (Reserved) | SCLKO output |



PF4 Setting


PFO Setting

| $\angle P F O C$ <br> $<P F O F$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | (Reserved) | TXD0 output |
| 1 |  |  |

PF3 Setting

| $\mid \angle P F 3 C>$ <br> $<$ PF3F $>$ | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | (Reserved) | (Reserved) |

PF6 Setting

| <PFF6C $>$ <br> $<$ P6F | 0 | 1 |
| :---: | :---: | :---: |
| 0 | Input port | Output port |
| 1 | (Reserved) | (Reserved) |

Port F Functon Register 2

PFFC2
(003DH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - | - | $\mathrm{S}^{2}$ | $\mathrm{C}^{2}$ | $\mathrm{C}^{2}$ | - | ${ }^{-}$ | PFOF2 |
| Read/Write | W | $\bigcirc$ | $\bigcirc$ | $\mathrm{C}^{\text {c- }}$ | ${ }^{-}$ | W | $\bigcirc$ | W |
| After reset | 0 | $\bigcirc$ | ${ }^{2}$ | $\mathrm{S}^{\text {c }}$ | ${ }^{-}$ | 0 | ${ }^{-}$ | 0 |
| Function | Always <br> write "0" |  |  |  |  | Always write " 0 " |  | Output buffer <br> 0: CMOS <br> 1: Open drain |

Port F Drive Register

| PFDR <br> (008FH) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PF7D | PF6D | PF5D | PF4D | PF3D | PF2D | PF1D | PFOD |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note: Read-modify-write is prohibited for the registers PFCR, PFFC and PFFC2.
Figure 3.5.31 Register for Port F

### 3.5.11 Port G (PG0 to PG3)

PG0 to PG3 are 4-bit input ports and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as the ADTRG pin for the AD converter.

PG2 and PG3 can also be used as the MX and MY pins for a touch screen interface.


Figure 3.5.32 Port G

Port G Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  |  |  |  | PG2 | PG2 | PG1 | PG0 |  |
| Read/Write |  |  |  |  |  | $R$ |  |  |  |
| After reset |  |  |  |  |  | Data from external port |  |  |  |

Note: The input channel selection of the AD converter and the permission for ADTRG input are set by AD converter mode register ADMOD1.

Port G Drive Register

| PGDR (0090H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ${ }^{1}$ | - | ${ }^{\text {a }}$ | - | PG3D | PG2D | ${ }^{1}$ |  |
|  | Read/Write | - | - | - | $\bigcirc$ |  |  | - | $\bigcirc$ |
|  | After reset | - | - | $\bigcirc$ | - | 1 | 1 | - |  |
|  | Function |  |  |  |  | Input/Outp register for | buffer drive ndby mode |  |  |

Figure 3.5.33 Register for Port G

### 3.5.12 Port J (PJO to PJ7)

PJ0 to PJ4 and PJ7 are 6-bit output ports. Resetting sets the output latch PJ to " 1 ", and they output "1". PJ5 to PJ6 are 2-bit I/O ports.

In addition to functioning as a port, port J also functions as output pins for SDRAM ( $\overline{\text { SDRAS }}, \overline{\text { SDCAS }}, \overline{\text { SDWE }}, ~ S D L L D Q M, ~ S D L U D Q M ~ a n d ~ S D C K E), ~ S R A M ~(~ \overline{S R W R}, ~ \overline{S R L L B}$, $\overline{\text { SRLUB }}$ ) and NAND flash (NDALE and NDCLE).

The above settings are made using the function register PJFC.
However, H either SDRAM or SRAM output signals for PJ0 to PJ2 are selected automatically according to the setting of the memory controller.


Figure 3.5.34 Port J0, J1, J2, J3, J4 and J7


Figure 3.5.35 Port J5 and J6

| Port J Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PJ } \\ & \text { (004CH) } \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJo |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | Data from external port (Output latch register is set to "1") |  | 1 | 1 | 1 | 1 | 1 |

Port J Control Register

| $\begin{aligned} & \text { PJCR } \\ & \text { (004EH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  | PJ6C | PJ5C |  |  |  |  |  |
|  | Read/Write |  | W |  |  |  |  |  |  |
|  | After reset |  | 0 | 0 |  |  |  |  |  |
|  | Function |  | 0: Input 1: Output |  |  |  |  |  |  |

Port J Function Register

PJFC
(004FH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | PJ7F | PJ6F | PJ5F | PJ4F | PJ3F | PJ2F | PJ1F | PJOF |
| Read/Write | W |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | 0: Port <br> 1: SDCKE <br> at <PJ7> = 1 | 0: Port <br> 1: NDCLE at <PJ6> = 0, | 0 : Port <br> 1: NDALE at <br> <PJ5> = 0 | 0: Port <br> 1: SDLUDQM <br> at <PJ4> = 1 | 0: Port <br> 1: SDLLDQM <br> at <PJ3> = 1 | 0: Port <br> 1: $\overline{\text { SDWE }}$, | 0: Port ${ }_{\text {1: }} \frac{\text { SDCAS }}{\text { SRLUB }}$, | 0: $\frac{\text { Port }}{\text { 1: }} \frac{\text { SRRAS }}{\text { SRLLB }}$, |

Port J Drive Register

PJDR
(0093H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | PJ7D | PJ6D | PJ5D | PJ4D | PJ3D | PJ2D | PJ1D | PJ0D |
| Read/Write | 1 |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note: Read-modify-write is prohibited for the registers PJCR and PJFC.

Figure 3.5.36 Register for Port J

### 3.5.13 Port K (PK0 to PK7)

Port K is a 4-bit output port. Resetting sets the output latch PK to "0", and PK0 to PK3 pins output " 0 ".

PK4 to PK7 are 4 -bit input ports. Resetting sets the PLCR to " 0 ", and set input port.
In addition to functioning as an output port, port K also functions as output pins for an LCD controller (LCP0, LLP, LFR and LBCD) and pin for an SPI controller (SPCLK, $\overline{\text { SPCS }}$, SPDO and SPDI).

The above settings are made using the function register PKFC.


Figure 3.5.37 Port K0 to K3


Figure 3.5.38 Port K4


Figure 3.5.39 Port K5 to K7


Note: Read-modify-write is prohibited for the register PKFC.

Figure 3.5.40 Register for Port K

### 3.5.14 Port L (PLO to PL7)

PL0 to PL3 are 4-bit output ports. Resetting sets the output latch PL to "0", and PL0 to PL3 pins output " 0 ".

PL4 to PL7 are 4-bit general-purpose I/O ports. Each bit can be set individually for input or output using the control register PLCR. Resetting resets the control register PLCR to " 0 " and sets PL4 to PL7 to input ports. In addition to functioning as a general-purpose I/O port, port L can also function as a data bus for an LCD controller (LD0 to LD7) and external bus open request input ( $\overline{\text { BUSRQ }}$ ), answer output ( $\overline{\mathrm{BUSAK}}$ ). The above settings are made using the function register PLFC.


Figure 3.5.41 Register for Port L0 to L3


Figure 3.5.42 Register for Port L4 to L5


Figure 3.5.43 Port L6


Figure 3.5.44 Port L7

| $\begin{aligned} & \text { PL } \\ & (0054 \mathrm{H}) \end{aligned}$ | Port L Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | Data from external port (Output latch register is cleared to "0") |  |  |  | 0 | 0 | 0 | 0 |

Port L Control Register

| $\begin{aligned} & \text { PLCR } \\ & (0056 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PL7C | PL6C | PL5C | PL4C |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 |  |  |  |  |
|  | Function | 0: Input 1: Output |  |  |  |  |  |  |  |

Port L Function Register

| $\begin{aligned} & \text { PLFC } \\ & (0057 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | PL7F | PL6F | PL5F | PL4F | PL3F | PL2F | PL1F | PLOF |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Refer following table |  |  |  | 0: Port 1: Data bus for LCDC (LD3 to LD0) |  |  |  |
| PL5 Setting PL4 Setting |  |  |  |  |  |  |  |  |  |
|  |  |  | $<\mathrm{PL} 5 \mathrm{FP} \gg<$ | 0 | 1 |  | $\langle\mathrm{PL} 4 \mathrm{PP}\rangle><$ |  | 1 |
|  |  |  | 0 | Input port | Output port |  | 0 | port | Output port |
|  |  |  | 1 | Reserved | LD5 output |  |  | ved | LD4 output |


| PL7 Setting |  |  | PL6 Setting |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\langle\lll \mathrm{PL} 7 \mathrm{Cl}\rangle$ | 0 | 1 | $\langle\mathrm{PL} 6 \mathrm{PPL}\rangle><$ | 0 | 1 |
| 0 | Input port | Output port | 0 | Input port | Output port |
| 1 | $\overline{\text { BUSAK output }}$ | LD7 output | 1 | $\overline{\text { BUSRQ input }}$ | LD6 output |

Port L Drive Register

PLDR
(0095H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | PL7D | PL6D | PL5D | PL4D | PL3D | PL2D | PL1D | PLOD |
| Read/Write | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |
| After reset | 1 | 1 | 1 | R/W |  |  |  |  |
| Function |  |  |  |  |  |  |  |  |

Note1: Read-modify-write is prohibited for the registers PLCR and PLFC.
Note2: When Port L are used at LD0 to LD7, If set PL6 pin to $\overline{B U S R Q}$ function input temporarily, CPU may not be operate normally. Therefore, set registers by following order.

| Order | Register | Setting value |
| :--- | :--- | :---: |
| $(1)$ | PLCR | 1 |
| $(2)$ | PLFC | 1 |

Figure 3.5.45 Port L Register

### 3.5.15 Port M (PM1 to PM2)

PM1 and PM2 are 2-bit output ports. Resetting sets the output latch PM to " 1 ", and PM1 and PM2 pins output " 1 ".

In addition to functioning as a port, port M also functions as output pins for the RTC alarm ( $\overline{\text { ALARM }}$ ), and as the output pin for the melody/alarm generator (MLDALM, MLDALM).

The above settings are made using the function register PMFC.
Only PM2 has two output functions - $\overline{\text { ALARM }}$ and $\overline{\text { MLDALM }}$. These are selected using $\mathrm{PM}<\mathrm{PM} 2>$.


Figure 3.5.46 Port M1


Figure 3.5.47 Port M2

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PM | Bit symbol |  |  |  |  |  | PM2 | PM1 |  |
| (0058H) | Read/Write |  | - |  |  |  |  |  |  |
|  | After reset |  |  |  |  |  | 1 | 1 |  |

Port M Function Register


Port M Drive Register

| PMDR (0096H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | - | $\mathrm{S}^{-}$ | ${ }^{-}$ | S | S | PM2D | PM1D |  |
|  | Read/Write | $\mathrm{S}^{2}$ | $\bigcirc$ | S | S | S |  |  |  |
|  | After reset | - | - | - | $\bigcirc$ | - | 1 | 1 |  |
|  | Function |  |  |  |  |  | Input/Outp register for | uffer drive dby mode |  |

Note: Read-modify-write is prohibited for the register PMFC.

Figure 3.5.48 Register for Port M

### 3.5.16 Port N (PN0 to PN7)

PN0 to PN7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port N to an input port.
In addition to functioning as a general-purpose I/O port, Port N can also as interface pin for key-board (KO0 to KO7). This function can set to open-drain type output buffer.


Figure 3.5.49 Port N

| Port N register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PN } \\ & (005 \mathrm{CH}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PN7 | PN6 | PN5 | PN4 | PN3 | PN2 | PN1 | PN0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | Data from external port (Output latch register is set to " 1 ") |  |  |  |  |  |  |  |
| Port N Control Register |  |  |  |  |  |  |  |  |  |
| PNCR (005EH) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PN7C | PN6C | PN5C | PN4C | PN3C | PN2C | PN1C | PNOC |
|  | Read/Write | w |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0: Input 1: Output |  |  |  |  |  |  |  |
| Port N Function Register |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { PNFC } \\ & \text { (005FH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PN7F | PN6F | PN5F | PN4F | PN3F | PN2F | PN1F | PNOF |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | 0: CMOS output 1:Open drain output |  |  |  |  |  |  |  |
| Port N Drive Register |  |  |  |  |  |  |  |  |  |
| PNDR (0097H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | PN7D | PN6D | PN5D | PN4D | PN3D | PN2D | PN1D | PNOD |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | Function | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

Note: Read modify write is prohibited for the registers PNCR and PNFC.

Figure 3.5.50 Register for Port N

### 3.6 Memory Controller

### 3.6.1 Functions

The TMP92CA25 has a memory controller with a variable 4-block address area that controls as follows.
(1) 4-block address area support

Specifies a start address and a block size for the 4 -block address area (block 0 to 3 ).

- SRAM or ROM: All CS blocks (CS0 to CS3) are supported.
- SDRAM : Only either CS1 or CS2 blocks are supported.
- Page ROM : Only CS2 blocks are supported.
- NAND flash : CS setting is not needed.
(2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.
(3) Data bus width selection

Whether 8 bits, 16 bits is selected as the data bus width of the respective block address areas.
(4) Wait control

Wait specification bit in the control register and $\overline{\text { WAIT }}$ input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in the 6 modes listed below.
0 waits, 1 wait,
2 waits, 3 waits, 4 waits
N waits (controls with $\overline{\mathrm{WAIT}}$ pin)

### 3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the state following reset release and the necessary settings.
(1) Control register

The control registers of the memory controller are as follows and in Table 3.6.1 and Table 3.6.2.

- Control register: $\mathrm{BnCSH} / \mathrm{BnCSL}(\mathrm{n}=0$ to 3 , EX)

Sets the basic functions of the memory controller; the memory type that is connected, the number of waits which are read and written.

- Memory start address register: MSARn ( $\mathrm{n}=0$ to 3 )

Sets a start address in the selected address areas.

- Memory address mask register: MAMR ( $\mathrm{n}=0$ to 3 )

Sets a block size in the selected address areas.

- Page ROM control register: PMEMCR

Sets the method of accessing page ROM.

- Memory controls control register: MEMCR0

Sets waveform selection of $\overline{\mathrm{RD}}$ pin and setting method of $\overline{\mathrm{CS} 0}$ to $\overline{\mathrm{CS} 3}$.

Table 3.6.1 Control Register

| $\begin{aligned} & \text { BOCSL } \\ & (0140 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | $\mathrm{C}^{-}$ | B0WW2 | B0WW1 | B0WW0 | ${ }^{-}$ | B0WR2 | B0WR1 | B0WR0 |
|  | Read/Write | ${ }^{2}$ | W |  |  | - | W |  |  |
|  | After reset | - | 0 | 1 | 0 | $\bigcirc$ | 0 | 1 | 0 |
| $\begin{aligned} & \text { BOCSH } \\ & (0141 \mathrm{H}) \end{aligned}$ | Bit symbol | B0E | - | - | BOREC | B00M1 | B00M0 | B0BUS1 | B0BUS0 |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 |
| MAMRO <br> (0142H) | Bit symbol | M0V20 | M0V19 | M0V18 | M0V17 | M0V16 | M0V15 | MOV14 to MOV9 | M0V8 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { MSARO } \\ & \text { (0143H) } \end{aligned}$ | Bit symbol | M0S23 | M0S22 | MOS21 | M0S20 | MOS19 | M0S18 | M0S17 | M0S16 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { B1CSL } \\ & (0144 \mathrm{H}) \end{aligned}$ | Bit symbol | ${ }^{2}$ | B1WW2 | B1WW1 | B1WW0 | ${ }^{2}$ | B1WR2 | B1WR1 | B1WR0 |
|  | Read/Write | $\bigcirc$ | W |  |  | $\mathrm{S}^{\text {cos}}$ | W |  |  |
|  | After reset | ${ }^{-}$ | 0 | 1 | 0 | $\mathrm{C}^{-}$ | 0 | 1 | 0 |
| $\begin{aligned} & \text { B1CSH } \\ & (0145 H) \end{aligned}$ | Bit symbol | B1E | - | - | B1REC | B1OM1 | B1OM0 | B1BUS1 | B1BUS0 |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 |
| MAMR1 <br> (0146H) | Bit symbol | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | $\begin{aligned} & \text { M1V15 to } \\ & \text { M1V9 } \end{aligned}$ | M1V8 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { MSAR1 } \\ & \text { (0147H) } \end{aligned}$ | Bit symbol | M1S23 | M1S22 | M1S21 | M1S20 | M1S19 | M1S18 | M1S17 | M1S16 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { B2CSL } \\ & (0148 \mathrm{H}) \end{aligned}$ | Bit symbol | $\xrightarrow{-}$ | B2WW2 | B2WW1 | B2WW0 |  | B2WR2 | B2WR1 | B2WR0 |
|  | Read/Write |  | W |  |  |  | W |  |  |
|  | After reset | $\mathrm{C}^{\text {C-}}$ | 0 | 1 | 0 | $\mathrm{C}^{-}$ | 0 | 1 | 0 |
| $\begin{aligned} & \text { B2CSH } \\ & (0149 H) \end{aligned}$ | Bit symbol | B2E | B2M | - | B2REC | B2OM1 | B2OM0 | B2BUS1 | B2BUS0 |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 1 | 0 | 0 (Note) | 0 | 0 | 0 | 0 | 0 |
| MAMR2 <br> (014AH) | Bit symbol | M2V22 | M2V21 | M2V20 | M2V19 | M2V18 | M2V17 | M2V16 | M2V15 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { MSAR2 } \\ & (014 \mathrm{BH}) \end{aligned}$ | Bit symbol | M2S23 | M2S22 | M2S21 | M2S20 | M2S19 | M2S18 | M2S17 | M2S16 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\begin{aligned} & \text { B3CSL } \\ & (014 \mathrm{CH}) \end{aligned}$ | Bit symbol | , | B3WW2 | B3WW1 | B3WW0 | $\xrightarrow{-}$ | B3WR2 | B3WR1 | B3WR0 |
|  | Read/Write |  | W |  |  | , | W |  |  |
|  | After reset | $\mathrm{C}^{-}$ | 0 | 1 | 0 |  | 0 | 1 | 0 |
| $\begin{aligned} & \text { B3CSH } \\ & \text { (014DH) } \end{aligned}$ | Bit symbol | B3E | - | - | B3REC | B3OM1 | B3OM0 | B3BUS1 | B3BUS0 |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 |
| MAMR3 <br> (014EH) | Bit symbol | M3V22 | M3V21 | M3V20 | M3V19 | M3V18 | M3V17 | M3V16 | M3V15 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| MSAR3 <br> (014FH) | Bit symbol | M3S23 | M3S22 | M3S21 | M3S20 | M3S19 | M3S18 | M3S17 | M3S16 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Note 1: Always write " 0 ".
Note 2:Read-modify-write is prohibited for BnCSO and BnCSH ( $\mathrm{n}=0$ to 3 ) registers.

Table 3.6.2 Control Register

| $\begin{aligned} & \text { BEXCSH } \\ & (0159 H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ${ }^{-}$ | - | ${ }^{2}$ | - | BEXOM1 | BEXOMO | BEXBUS1 | BEXBUSO |
|  | Read/Write |  |  |  | - |  |  |  |  |
|  | After reset |  |  | - | - | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { BEXCSL } \\ & (0158 \mathrm{H}) \end{aligned}$ | Bit symbol |  | BEXWW2 | BEXWW1 | BEXWW0 |  | BEXWR2 | BEXWR1 | BEXWR0 |
|  | Read/Write |  |  | W |  |  |  | W |  |
|  | After reset | $\mathrm{C}^{-}$ | 0 | 1 | 0 | $\mathrm{S}^{-}$ | 0 | 1 | 0 |
| PMEMCR (0166H) | Bit symbol |  |  |  | OPGE | OPWR1 | OPWR0 | PR1 | PR0 |
|  | Read/Write |  |  |  |  |  | R/W |  |  |
|  | After reset |  |  |  | 0 | 0 | 0 | 1 | 0 |
| $\begin{aligned} & \text { MEMCRO } \\ & (0168 \mathrm{H}) \end{aligned}$ | Bit symbol |  |  |  |  |  | CSDIS | RDTMG1 | RDTMG0 |
|  | Read/Write |  |  |  |  |  |  | R/W |  |
|  | After reset |  |  |  |  | $\bigcirc$ | 0 | 0 | 0 |

Note: Read-modify-write is prohibited for BEXCSH and BEXCSL registers.
(2) Operation after reset release

The start data bus width is determined by the state of AM1/AM0 pins just after reset release. The external memory is then accessed as follows

| AM1 | AM0 | Start Mode |
| :---: | :---: | :---: |
| 0 | 0 | Don't use this setting |
| 0 | 1 | Start with 16-bit data bus (Note) |
| 1 | 0 | Start with 8-bit data bus (Note) |
| 1 | 1 | Don't use this setting |

Note: The memory to be used on starting after reset must be either NOR flash or masked ROM.
NAND flash and SDRAM cannot be used.
AM1/AM0 pins are valid only just after reset release. In other cases, the data bus width is set by the control register < BnBUS1:0> .

On reset, only the control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E $>$ is set to " 1 " on reset).

The data bus width which is specified by AM1/AM0 pins is loaded to the bit for specification of the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000 H to FFFFFFH address on reset (B2CSH $<\mathrm{B} 2 \mathrm{M}>$ is reset to " 0 ").

After reset release, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). The control register ( BnCS ) is then set.

Set the enable bit (BnE) of the control register to " 1 " to enable the setting.

### 3.6.3 Basic Functions and Register Setting

This section describes the setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions.
(1) Block address area specification

The block address area is specified by two registers.
The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares the register value and the address every bus cycle. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the result is a match, the memory controller sets the chip select signal (CSn) to "low".
(i) Memory start address register setting

The MS23 to MS16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000 H .

Therefore the start addresses of the block address area are set to all 64 Kbytes of addresses 000000 H to FF 0000 H .
(ii) Memory address mask register setting

The memory address mask register determines whether an address bit is compared or not. In register setting, " 0 " is "compare", and " 1 " is "do not compare".

The address bits that can be set depends on the block address area.
Block address area 0: A20 to A8
Block address area 1: A21 to A8
Block address area 2 to 3: A22 to A15
The upper bits are always compared. The block address area size is determined by the result of the comparison.

The size to be set depending on the block address area is as follows.

| Size (bytes) | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CSO | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| CS1 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |
| CS2 to CS3 |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Note: After reset release, only the control register of the block address area 2 is valid. The control register of block address area 2 has the $<\mathrm{B} 2 \mathrm{M}>$ bit. If the $<\mathrm{B} 2 \mathrm{M}>$ bit is set to " 0 ", block address area 2 is set to addresses 000000 H to FFFFFFH. (This is the state following reset release .) If the $<B 2 \mathrm{M}>$ bit is set to " 1 ", the start address and the address area size are set, as in the other block address areas.
(iii) Example of register setting

To set the block address area 64 Kbytes from address 110000 H , set the register as follows.

MSAR1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | M 1 S 23 | M 1 S 22 | M 1 S 21 | M 1 S 20 | M 1 S 19 | M 1 S 18 | M 1 S 17 | M 1 S 16 |
| Specified value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.
A15 to A0 are set to " 0 ". Therefore, if MSAR1 is set to the above mentioned value, the start address of the block address area is set to address 110000 H .

MAMR1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | M1V15 to M1V9 | M1V8 |
| Specified value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 are set whether addresses A21 to A16 and A8 are compared or not. In register setting, " 0 " is "compare", and " 1 " is "do not compare". M1V15 to M1V9 bits determine whether addresses A15 to A9 are compared or not with bit 1. A23 and A22 are always compared.

When set as above, A23 to A9 are compared with the value that is set as the start addresses. Therefore, 512 bytes (addresses 110000 H to 1101 FFH ) are set as block address area 1 , and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".
The other block address area sizes are specified in the same way.
A23 and A22 are always compared with block address area 0 . Whether A20 to A8 are compared or not is determined by the register.

Similarly, A23 is always compared with block address areas 2 to 5 . Whether A22 to A15 are compared or not is determined by the register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area $0>1>2>3$
Note 2: If an address area other than $\overline{\mathrm{CSO}}$ to $\overline{\mathrm{CS} 3}$ is accessed, this area is regarded as CSEX. Therefore, wait number and data bus width controls follow the setting of CSEX (BEXCSH, BEXCSL register).
(2) Connection memory specification

Setting the [BnOM1:0](BnOM1:0) bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.
<BnOM1: 0> Bit (BnCSH Register)

| <BnOM1> | <BnOM0> | Function |
| :---: | :---: | :--- |
| 0 | 0 | SRAM/ROM (Default) |
| 0 | 1 | Reserved |
| 1 | 0 | Reserved |
| 1 | 1 | SDRAM |

Note 1: SDRAM should be set to block either 1 or 2.
Note 2: Set "00" for NAND flash, RAM built-in LCDD.
(3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register $(\mathrm{BnCSH})<\mathrm{BnBUS1}: 0>$ as follows.

| [BnBUS1:0](BnBUS1:0) | bit (BnCSH Register) |  |
| :---: | :---: | :--- |
| BnBUS 1 | BnBUS 0 | Function |
| 0 | 0 | 8 -bit bus mode (Default) |
| 0 | 1 | 16-bit bus mode |
| 1 | 0 | Reserved |
| 1 | 1 | Don't use this setting |

Note: SDRAM should be set to either "01" (16-bit bus).
This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". The part of the data bus to which the data is output depends on the data size, baus width and start address.

Number of external data bus pin in TMP92CA25 are 16 pins. Therefore, please ignore case of memory data size is 32 in each tables.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive addresses, do not execute an access to both memories with one command.

| Operand Data Size (bit) | Operand Start <br> Address | Memory Data Size <br> (bit) | CPU Address | CPU Data |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | D31 to D24 | D23 to D16 | D15 to D8 | D7 to D0 |
| 8 | $4 \mathrm{n}+0$ | 8/16/32 | $4 \mathrm{n}+0$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  | $4 \mathrm{n}+1$ | 8 | $4 \mathrm{n}+1$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  | 16/32 | $4 n+1$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  | $4 \mathrm{n}+2$ | 8/16 | $4 \mathrm{n}+2$ | xXXXX | xXXXX | xxxxx | b7 to b0 |
|  |  | 32 | $4 \mathrm{n}+2$ | xxxxx | b7 to b0 | xxxxx | xxxxx |
|  | $4 \mathrm{n}+3$ | 8 | $4 \mathrm{n}+3$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  | 16 | $4 \mathrm{n}+3$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  |  | 32 | $4 n+3$ | b7 to b0 | xxxxx | xxxxx | xxxxx |
| 16 | $4 \mathrm{n}+0$ | 8 | (1) $4 n+0$ | xxxxx xxxx | xxxxx |  | b7 to b0 |
|  |  |  | (2) $4 n+1$ | xxxxx | xxxxx | xxxxx | b15 to b8 |
|  |  | 16/32 | $4 \mathrm{n}+0$ | xxxxx | xxxxx | b15 to b8 | b7 to b0 |
|  | $4 \mathrm{n}+1$ | 8 | (1) $4 n+1$ <br> (2) $4 n+2$ | $\begin{aligned} & \text { xxxxx } \\ & \text { xxxxx } \end{aligned}$ | $\begin{aligned} & \text { xxxxx } \\ & \text { xxxxx } \end{aligned}$ | $\begin{aligned} & \mathrm{xxxxx} \\ & \mathrm{xxxxx} \end{aligned}$ | $\begin{aligned} & \text { b7 to b0 } \\ & \text { b15 to b8 } \end{aligned}$ |
|  |  | 16 | (1) $4 n+1$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  |  |  | (2) $4 \mathrm{n}+2$ | xxxxx | xxxxx | xxxxx | b15 to b8 |
|  |  | 32 | $4 \mathrm{n}+1$ | xxxxx | b15 to b8 | b7 to b0 | xxxxx |
|  | $4 n+2$ | 8 | (1) $4 n+2$ <br> (2) $4 n+1$ | xxxxx xxxxx | xxxxx xxxxx | xxxxx xxxxx | b7 to b0 b15 to b8 |
|  |  | 16 | $4 n+2$ | xxxxx | xxxxx | b15 to b8 | b7 to b0 |
|  |  | 32 | $4 \mathrm{n}+2$ | b15 to b8 | b7 to b0 | xxxxx | xxxxx |
|  | $4 n+3$ | 8 | (1) $4 n+3$ <br> (2) $4 n+4$ | $\begin{aligned} & \text { xxxxx } \\ & \text { xxxxx } \end{aligned}$ | $\begin{aligned} & \mathrm{xxxxx} \\ & \mathrm{xxxxx} \end{aligned}$ | xxxxx XXXXX | $\begin{aligned} & \text { b7 to b0 } \\ & \text { b15 to b8 } \end{aligned}$ |
|  |  | 16 | (1) $4 n+3$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  |  |  | (2) $4 n+4$ | xxxxx | XXXXX | xxxxx | b15 to b8 |
|  |  | 32 | (1) $4 n+3$ <br> (2) $4 n+4$ | b7 to b0 xxxxx | $\begin{aligned} & \text { xxxxx } \\ & \text { xxxxx } \end{aligned}$ | xxxxx <br> xxxxx | $\begin{gathered} \mathrm{xxxxx} \\ \mathrm{~b} 15 \text { to b8 } \end{gathered}$ |
| 32 | $4 \mathrm{n}+0$ | 8 | (1) $4 n+0$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  |  | (2) $4 n+1$ | xxxxx | XXXXX | xxxxx | b15 to b8 |
|  |  |  | (3) $4 n+2$ | xxxxx | xxxxx | xxxxx | b23 to b16 |
|  |  |  | (4) $4 n+3$ | xxxxx | xxxxx | xxxxx | b31 to b24 |
|  |  | 16 | (1) $4 \mathrm{n}+0$ | xxxxx | xxxxx | b15 to b8 | b7 to b0 |
|  |  |  | (2) $4 n+2$ | xxxxx | xxxxx | b31 to b24 | b23 to b16 |
|  |  | 32 | $4 \mathrm{n}+0$ | b31 to b24 | b23 to b16 | b15 to b8 | b7 to b0 |
|  | $4 \mathrm{n}+1$ | 8 | (1) $4 \mathrm{n}+0$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  |  | (2) $4 n+1$ | xxxxx | xxxxx | xxxxx | b15 to b8 |
|  |  |  | (3) $4 n+2$ | xxxxx | xxxxx | xxxxx | b23 to b16 |
|  |  |  | (4) $4 n+3$ | XXXXX | XXXXX | XXXXX | b31 to b24 |
|  |  | 16 | (1) $4 n+1$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  |  |  | (2) $4 n+2$ | xxxxx | xxxxx | b23 to b16 | b15 to b8 |
|  |  |  | (3) $4 n+4$ | XXXXX | XXXXX | XXXXX | b31 to b24 |
|  |  | 32 | (1) $4 n+1$ | b23 to b16 | b15 to b8 | b7 to b0 | xxxxx |
|  |  |  | (2) $4 n+4$ | XxXXX | xxxxx | xxxxx | b31 to b24 |
|  | $4 n+2$ | 8 | (1) $4 n+2$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  |  | (2) $4 n+3$ | xxxxx | xxxxx | xxxxx | b15 to b8 |
|  |  |  | (3) $4 n+4$ | xxxxx | xxxxx | xxxxx | b23 to b16 |
|  |  |  | (4) $4 n+5$ | xxxxx | xxxxx | xxxxx | b31 to b24 |
|  |  | 16 | (1) $4 n+2$ | xxxxx | xxxxx | b15 to b8 | b7 to b0 |
|  |  |  | (2) $4 n+4$ | xxxxx | xxxxx | b31 to b24 | b23 to b16 |
|  |  | 32 | (1) $4 n+2$ | b15 to b8 | b7 to b0 | xxxxx | xxxxx |
|  |  |  | (2) $4 n+4$ | xxxxx | xxxxx | b31 to b24 | b23 to b16 |
|  | $4 \mathrm{n}+3$ | 8 | (1) $4 n+3$ | xxxxx | xxxxx | xxxxx | b7 to b0 |
|  |  |  | (2) $4 n+4$ | xxxxx | xxxxx | xxxxx | b15 to b8 |
|  |  |  | (3) $4 n+5$ | xxxxx | xxxxx | xxxxx | b23 to b16 |
|  |  |  | (4) $4 n+6$ | xxxxx | XXXXX | xxxxx | b31 to b24 |
|  |  | 16 | (1) $4 \mathrm{n}+3$ | xxxxx | xxxxx | b7 to b0 | xxxxx |
|  |  |  | (2) $4 \mathrm{n}+4$ | XXXXX | XXXXX | b23 to b16 | b15 to b8 |
|  |  |  | (3) $4 \mathrm{n}+6$ | xxxxx | xxxxx | xxxxx | b31 to b24 |
|  |  | 32 | (1) $4 n+3$ | b7 to b0 | xxxxx | xxxxx | xxxxx |
|  |  |  | (2) $4 \mathrm{n}+4$ | xxxxx | b31 to b24 | b23 to b16 | b15 to b8 |

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non active.
(4) Wait control

The external bus cycle completes a wait of at least two states ( 100 ns at $\mathrm{fSYS}=20$ MHz ).

Setting the $<\mathrm{BnWW} 2: 0>$ and $<\mathrm{BnWR2}: 0>$ of BnCSL specifies the number of waits in the read cycle and the write cycle. $<\mathrm{BnWW} 2: 0>$ is set using the same method as $<$ BnWR2:0>.
<BnWW>/<BnWR> (BnCSL Register)

| <BnWW2> <br> <BnWR2> | <BnWW1> <br> <BnWR1> | <BnWW0> <br>  <br> <BnWR0> | Function |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 2 states (0 waits) access fixed mode |
| 0 | 1 | 0 | 3 states (1 wait) access fixed mode (Default) |
| 1 | 0 | 1 | 4 states (2 waits) access fixed mode |
| 1 | 1 | 0 | 5 states (3 waits) access fixed mode |
| 1 | 1 | 1 | 6 states (4 waits) access fixed mode |
| 0 | 1 | 1 | $\overline{\text { WAIT }}$ pin input mode |
| Others |  |  |  |

Note 1: For SDRAM, the above setting is ineffective. Refer to 3.16 SDRAM controller.
Note 2: For NAND flash, this setting is ineffective.
For RAM built-in LCDD, this setting is effective.
(i) Waits number fixed mode

The bus cycle is completed following the number of states set. The number of states is selected from 2 states ( 0 waits) to 6 states ( 4 waits).
(ii) $\overline{\mathrm{WAIT}}$ pin input mode

This mode samples the $\overline{\text { WAIT }}$ input pins. In this mode, a wait is inserted continuously while the signal is active. The bus cycle is a minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at the second state. The bus cycle continues if the wait signal is active after 2 states or more.
(5) Recovery (Data hold) cycle control

Some memory is defined by AC specification about data hold time by $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ for read cycle. Therefore, a data conflict problem may occur. To avoid this problem, 1 -dummy cycle can be inserted after CSm-block access cycle by setting " 1 " to $\mathrm{BmCSH}<\mathrm{BmREC}>$ register.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.
<BnREC> (BnCSH register)

| 0 | No dummy cycle is inserted (Default). |
| :--- | :--- |
| 1 | Dummy cycle is inserted. |

- When no dummy cycle is inserted (0 waits)

- When inserting a dummy cycle (0 waits)


Above function ( $\mathrm{BnCSH}<\mathrm{BnREC}>$ ) is inserted dummy cycle and performance go down. Therefore, TMP92CA25 have changing function of $\overline{\mathrm{RD}}$ pin falling timing except for $<\mathrm{BnREC}>$. This function can be changed falling timing of $\overline{\mathrm{RD}}$ pin by changing MEMCR0[RDTMG1:0](RDTMG1:0). This function can be avoided A.C speck shortage about data-hold time from $\overline{\mathrm{OE}}$, and it can be avoided data conflict problem.

This function can use with <BnREC $>$. And, this function doesn't depend on CS block. Cycle until from memory $\overline{\mathrm{OE}}$ to data output becomes short by using this function. If using this function, please be careful.

> [RDTMG1:0](RDTMG1:0) (MEMCR0 register)

| 00 | $\overline{\mathrm{RD}}$ "H" pulse width $=0.5 \mathrm{~T}$ (Default) |
| :--- | :--- |
| 01 | $\overline{\mathrm{RD}}$ " H " pulse width $=0.75 \mathrm{~T}$ |
| 10 | $\overline{\mathrm{RD}}$ " H pulse width $=1.0 \mathrm{~T}$ |
| 11 | (Reserved) |


(6) Basic bus timing
(a) External read/write cycle (0 waits)

(b) External read/write cycle (1 wait)

(c) External read/write cycle ( 0 waits at $\overline{\mathrm{WAIT}}$ pin input mode)

(d) External read/write cycle ( n waits at $\overline{\text { WAIT }}$ pin input mode)


Example of wait input cycle (5 waits)


SDCLK
( 20 MHz )

(7) Connecting external memory

Figure 3.6.1 shows an example of how to connect an external 16-bit SRAM and 16 -bit NOR flash to the TMP92CA25.


Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection

### 3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.
(1) Operation and how to set the registers

The TMP92CA25 supports ROM access of the page mode. ROM access of the page mode is specified only in block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to " 1 " sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the [OPWR1:0](OPWR1:0) of the PMEMCR register.
[OPWR1:0](OPWR1:0) (PMEMCR register)

| <OPWR1> | <OPWR0 $>$ | Number of Cycle in a Page |
| :---: | :---: | :--- |
| 0 | 0 | 1 state (n-1-1-1 mode) $(\mathrm{n} \geq 2)$ |
| 0 | 1 | 2 state $(\mathrm{n}-2-2-2$ mode) $(\mathrm{n} \geq 3)$ |
| 1 | 0 | 3 state $(n-3-3-3$ mode) $(\mathrm{n} \geq 4)$ |
| 1 | 1 | (Reserved) |

Note: Set the number of waits (" $n$ ") using the control register (BnCSL) in each block address area.
The page size (the number of bytes) of ROM in the CPU size is set by the $<$ PR1:0> of the PMEMCR register. When data is read out up to the border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

| $<$ PR1:0 $>$ Bit (PMEMCR register) |  |  |
| :---: | :---: | :--- |
| $<$ PR1 $>$ | $<$ PRO $>$ | ROM Page Size |
| 0 | 0 | 64 bytes |
| 0 | 1 | 32 bytes |
| 1 | 0 | 16 bytes (Default) |
| 1 | 1 | 8 bytes |



Figure 3.6.2 Page mode access Timing (8-byte example)

### 3.6.5 Cautions

(1) Note on timing between $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$

If the parasitic capacitance of the $\overline{\mathrm{RD}}$ (Read signal) is greater than that of the $\overline{\mathrm{CS}}$ (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a problem, as in the case of (a) in Figure 3.6.3.


Figure 3.6.3 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which uses JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.6.4, an unintended read cycle like the one shown in (b) may occur.


Figure 3.6.4 NOR Flash Toggle Bit Read Cycle

When the toggle bit is reversed by this unexpected read cycle, the CPU cannot read the toggle bit correctly since it always reads same value for the toggle bit. To avoid this phenomenon, data polling function control is recommended.
(2) Note on NAND flash area setting, LCD driver area setting with built-in RAM

Figure 3.6.5 shows a memory map for a NAND flash and RAM built-in LCD driver.
Since it is recommended that CS3 area be assigned to the address 000000 H to 3 FFFFFH, the following explanation is given.

In this case, the NAND flash and RAM built-in LCD driver overlap with CS3 area.
However, each access control circuit in the TMP92CA25 operates independently.
So, if a program on CS3 area accesses NAND flash, both $\overline{\mathrm{CS} 3}$ and NAND flash will be accessed at the same time and a problem such as data conflict will occur.

To avoid this phenomenon, TMP92CA25 have MEMCR0<CSDIS $>$. If set <CSDIS> to " 1 ", $\overline{\mathrm{CS} 3}$ pin don't active in case of access 001 D 00 H to 001 FFFH ( 768 B ) in area that is set as CS3 area. Above phenomenon can be avoided by this setting. This function is valid not only $\overline{\mathrm{CS} 3}$ but also all $\overline{\mathrm{CS} 0}$ to $\overline{\mathrm{CS} 3}$ pins.

Note1: In above setting, the address from 000000H to 005FFFH of 24 Kbytes for CS3's memory can't be used.

Note2: 512 byte area (001D00H to 001EFFH) for NAND flash are fixedlike a following without relation ship to setting CS block. Therefore, NAND flash area don't conform to CS3 area setting.
(NAND flash area specification)

1. bus width : Fixed 8 bit
2. WAIT control : Depend on NDnFSPR<SPW> of NAND flash controller


Figure 3.6.5 Recommended CS3 and CS0 Setting
(3) The cautions at the time of the functional change of a $\overline{\mathrm{CSn}}$.

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output (" 1 " or "0") by it.

## Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register ( PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.


The measure by software
The countermeasures in S/W for avoiding this phenomenon are explained.
Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

1. The ban on interruption under functional change (DI command)
2. A dummy command is added in order to carry out continuous internal access.
3. (Access to a functional change register is corresponded by 16 -bit command. (LDW command))


### 3.7 8-Bit Timers (TMRA)

The TMP92CA25 features 4 built-in 8-bit timers (TMRA0-TMRA3).
These timers are paired into two modules: TMRA01 and TMRA23. Each module consists of two channels and can operate in any of the following four operating modes.

- 8 -bit interval timer mode
- 16 -bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8 -bit pulse width modulation output mode
(PWM: Variable duty cycle with constant period)
Figure 3.7.1 and Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.
Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register.
In addition, a timer flip-flop and a prescaler are provided for each pair of channels.
The operation mode and timer flip-flops are controlled by a five-byte SFR (special function register).
Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.
The contents of this chapter are as follows.
3.7.1 Block Diagrams
3.7.2 Operation of Each Circuit
3.7.3 SFR
3.7.4 Operation in Each Mode
(1) 8 -bit timer mode
(2) 16 -bit timer mode
(3) 8 -bit PPG (programmable pulse generation) output mode
(4) 8 -bit PWM (pulse width modulation) output mode
(5) Mode settings

Table 3.7.1 Registers and Pins for Each Module

| Module |  | TMRA01 | TMRA23 |
| :---: | :--- | :---: | :---: |
| External <br> pin | Input pin for external clock | No | No |
|  | Output pin for timer flip-flop | TA1OUT <br> (Shared with PC0) | TA3OUT <br> (Shared with PC1) |
|  | Timer run register | TA01RUN (1100H) | TA23RUN (1108H) |
|  | Timer register | TA0REG (1102H) <br> TA1REG (1103H) | TA2REG (110AH) <br> TA3REG (110BH) |
|  | Timer mode register | TA01MOD (1104H) | TA23MOD (110CH) |
|  | Timer flip-flop control register | TA1FFCR (1105H) | TA3FFCR (110DH) |

3.7.1 Block Diagrams


Figure 3.7.1 TMRA01 Block Diagram


Figure 3.7.2 TMRA23 Block Diagram

### 3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.
The clock $\phi \mathrm{T} 0$ is divided into 8 by the CPU clock fsys and input to this prescaler.
The prescaler operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA01PRUN> to " 1 " starts the count; setting <TAOPRUN> to "0" clears the prescaler to " 0 " and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

| System clock selection SYSCR1 <SYSCK> | Clock gear selection SYSCR1 [GEAR2:0](GEAR2:0) | - | Timer counter input clock <br> TMRA prescaler TAxMOD[TAxCLK1:0](TAxCLK1:0) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\phi$ T1(1/2) | ¢T4(1/8) | $\phi$ T16(1/32) | $\phi$ T256(1/512) |
| 1 (fs) | - | 1/8 | fs/16 | fs/64 | fs/256 | fs/4096 |
| 0 (fc) | 000 (1/1) |  | fc/16 | fc/64 | fc/256 | fc/4096 |
|  | 001 (1/2) |  | fc/32 | fc/128 | fc/512 | fc/8192 |
|  | 010 (1/4) |  | fc/64 | fc/256 | fc/1024 | fc/16384 |
|  | 011 (1/8) |  | fc/128 | fc/512 | fc/2048 | fc/32768 |
|  | 100 (1/16) |  | fc/256 | fc/1024 | fc/4096 | fc/65536 |

xxx: Don't care
(2) Up counters (UC0 and UC1)

These are 8 -bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.
The input clock for UC0 is selectable and can be either the external clock input via the TAOIN pin or one of the three internal clocks $\phi T 1, \phi T 4$ or $\phi T 16$. The clock setting is specified by the value set in TA01MOD[TA01CLK1:0](TA01CLK1:0).

The input clock for UC1 depends on the operation mode. In 16 -bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16 -bit timer mode, the input clock is selectable and can either be one of the internal clocks $\phi T 1, \phi T 16$ or $\phi T 256$, or the comparator output (the match detection signal) from TMRA0.
For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.
(3) Timer registers (TA0REG and TA1REG)

These are 8 -bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00 H , the signal goes Active when the up counter overflows.
TAOREG has a double buffer structure, making a pair with the register buffer.
The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = " 0 " and enabled if $<T A 0 R D E>=$ " 1 ".
When the double buffer is enabled, data is transferred from the register buffer to the timer register when a $2^{\mathrm{n}}$ overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.
A reset initializes <TA0RDE> to " 0 ", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to " 1 ", and write the following data to the register buffer. Figure 3.7.3 show the configuration of TA0REG.


Figure 3.7.3 Configuration of TAOREG
Note: The same memory address is allocated to the timer register and the register buffer. When <TAORDE> $=0$, the same value is written to the register buffer and the timer register; when <TAORDE> $=1$, only the register buffer is written to.

The address of each timer register is as follows.
TA0REG: 001102H TA1REG: 001103H
TA2REG: 00110AH TA3REG: 00110BH
All these registers are write only and cannot be read.
(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to " 0 " and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.
(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signals (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to " 0 ". Writing " 01 " or " 10 " to TA1FFCR[TA1FFC1:0](TA1FFC1:0) sets TA1FF to " 0 " or " 1 ". Writing " 00 " to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as PC0).
When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port C function register PCCR and PCFC.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.
If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.
For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ( $f_{S Y S} \times 6$ ) before the next overflow occurs by using an overflow interrupt.
When using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

## Example when using PWM mode



Write new data to the register buffer before the next overflow occurs by using an overflow interrupt

### 3.7.3 SFR

TMRA01 Run Register


Note: The values of bits 4 to 6 of TA01RUN are undefined when read.
TMRA23 Run Register


Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.4 TMRA01 Run Register and TMRA23 Run Register

TMRA01 Mode Register

$\longrightarrow$ TMRA1 source clock selection

|  | TA01MOD <br> $\langle$ TA01M1:0 $>\neq 01$ | TA01MOD <br> $\langle$ TA01M1:0 $>=01$ |
| :--- | :--- | :--- |
| 00 | Comparator <br> output from TMRA0 | Overflow output from <br> TMRA0 |
| 01 | $\phi$ T1 | (16-bit timer mode) |
| 10 | $\phi$ T16 |  |
| 11 | $\phi$ T256 |  |

PWM cycle selection

| 00 | Reserved |
| :--- | :--- |
| 01 | $2^{6} \times$ Source clock |
| 10 | $2^{7} \times$ Source clock |
| 11 | $2^{8} \times$ Source clock |

$\rightarrow$ TMRA01 operation mode selection

| 00 | 8-bit timers $\times$ 2ch |
| :---: | :--- |
| 01 | 16-bit timer |
| 10 | 8-bit PPG |
| 11 | 8-bit PWM (TMRA0) <br> 8-bit timer (TMRA1) |

Figure 3.7.5 TMRA Mode Register

TMRA23 Mode Register

$\longrightarrow$ TMRA3 source clock selection

|  | TA23MOD <br> $\langle$ TA23M1:0 $>\neq 01$ | TA23MOD <br> $\langle$ TA23M1:0 $>=01$ |
| :--- | :--- | :--- |
| 00 | Comparator <br> output from TMRA2 | Overflow output from <br> TMRA2 |
| 01 | $\phi$ T1 | (16-bit timer mode) |
| 10 | $\phi$ T16 |  |
| 11 | $\phi$ T256 |  |

$\longrightarrow \mathrm{PWM}$ cycle selection

| 00 | Reserved |
| :--- | :--- |
| 01 | $2^{6} \times$ Source clock |
| 10 | $2^{7} \times$ Source clock |
| 11 | $2^{8} \times$ Source clock |

$\rightarrow$ TMRA23 operation mode selection

| 00 | 8-bit timers $\times$ 2ch |
| :---: | :--- |
| 01 | 16-bit timer |
| 10 | 8-bit PPG |
| 11 | 8-bit PWM (TMRA2) <br> 8-bit timer (TMRA3) |

Figure 3.7.6 TMRA23 Mode Register

TMRA1 Flip-Flop Control Register


Inverse signal for timer flop-flop 1 (TA1FF)
(Don't care except in 8-bit timer mode)

| 0 | Inversion by TMRA0 |
| :---: | :--- |
| 1 | Inversion by TMRA1 |

$\longrightarrow$ Inversion of TA1FF

| 0 | Disabled |
| :---: | :--- |
| 1 | Enabled |

Control of TA1FF

| 00 | Inverts the value of TA1FF |
| :---: | :--- |
| 01 | Sets TA1FF to " 1 " |
| 10 | Clears TA1FF to "0" |
| 11 | Don't care |

Note: The values of bits4 to 6 of TA1FFCR are undefined when read.

Figure 3.7.7 TMRA Flip-Flop Control Register

## TMRA3 Flip-Flop Control Register



Inverse signal for timer flip-flop 3 (TA3FF)
(Don't care except in 8-bit timer mode)

| 0 | Inversion by TMRA2 |
| :---: | :--- |
| 1 | Inversion by TMRA3 |

$\longrightarrow$ Inversion of TA3FF

| 0 | Disabled |
| :---: | :--- |
| 1 | Enabled |

Control of TA3FF

| 00 | Inverts the value of TA3FF |
| :--- | :--- |
| 01 | Sets TA3FF to "1" |
| 10 | Clears TA3FF to "0" |
| 11 | Don't care |

Note: The values of bits4 to 6 of TA3FFCR are undefined when read.

Figure 3.7.8 TMRA3 Flip-Flop Control Register

TMRA Register

| Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TAOREG | 1102H | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TA1REG | 1103H | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TA2REG | 110AH | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TA3REG | 110BH | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |

Note: Read-modify-write instruction is prohibited.

Figure 3.7.9 8-Bit Timers Register

### 3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8 -bit interval timers.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every $40 \mu \mathrm{~s}$ at $\mathrm{f} \mathrm{C}=40 \mathrm{MHz}$, set each register as follows:

|  | MSB |  |  |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| TA01RUN | $\leftarrow$ | X | X | X | - | - | 0 | - | Stop TMRA1 and clear it to "0". |
| TA01MOD | $\leftarrow 0$ | 0 | X | X | 0 | 1 | - | - | Select 8-bit timer mode and select $\phi \mathrm{T} 1\left(=(16 / \mathrm{fc}) \mathrm{s}\right.$ at $\mathrm{f}_{\mathrm{C}}=$ 40 MHz ) as the input clock. |
| TA1REG | $\leftarrow 0$ | 1 | 1 | 0 | 0 | 1 | 0 | 0 | Set TREG1 to $40 \mu \mathrm{~s} \div \phi \mathrm{T} 1=100=64 \mathrm{H}$. |
| INTETA01 | $\leftarrow$ X | 1 | 0 | 1 | - | - | - | - | Enable INTTA1 and set it to level 5. |
| TA01RUN | $\leftarrow-$ | X | X | X | - | 1 | 1 | - | Start TMRA1 counting. |
| X: Don't care | : No ch | ang |  |  |  |  |  |  |  |

Select the input clock using Table 3.7.3.

Table 3.7.3 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

| Input Clock | Interrupt Interval (at fsys $=20 \mathrm{MHz}$ ) | Resolution |
| :---: | :---: | :---: |
| $\phi \mathrm{T} 1$ | $0.4 \mu \mathrm{~s}$ to $102.4 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| $\phi \mathrm{T} 4 \quad$ (32/fsYs) | $1.6 \mu \mathrm{~s}$ to $409.6 \mu \mathrm{~s}$ | $1.6 \mu \mathrm{~s}$ |
| $\phi$ T16 (128/fsYs) | $6.4 \mu \mathrm{~s}$ to 1.638 ms | $6.4 \mu \mathrm{~s}$ |
| $\phi$ T256 (2048/fSYS) | 102.4 s to 26.21 ms | $102.4 \mu \mathrm{~s}$ |

Note: The input clocks for TMRA0 and TMRA1 differ as follows:
TMRAO: Uses TMRA0 input (TAOIN) and can be selected from $\phi$ T1, $\phi$ T4 or $\phi$ T16
TMRA1: Matches output of TMRA0 (TAOTRG) and can be selected from $\phi \mathrm{T} 1, \phi \mathrm{~T} 16$, фT256
2. Generating a $50 \%$ duty ratio square wave pulse

The state of the timer flip-flop (TA1FF1) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a $2.4-\mu \mathrm{s}$ square wave pulse from the TA1OUT pin at $\mathrm{fC}=40 \mathrm{MHz}$, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



Figure 3.7.10 Square Wave Output Timing Chart (50 \% Duty)
3. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8 -bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.


Figure 3.7.11 TMRA1 Count Up on Signal from TMRA0
(2) 16 -bit timer mode

A 16 -bit interval timer is configured by pairing the two 8 -bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD[TA01M1:0](TA01M1:0) to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD[TA01CLK1:0](TA01CLK1:0). Table 3.7.2 shows the relationship between the timer (interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TA0REG and the upper eight bits in TA1REG. Be sure to set TA0REG first (as entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Setting example: To generate an INTTA1 interrupt every 0.4 s at $\mathrm{fC}=40 \mathrm{MHz}$, set the timer registers TA0REG and TA1REG as follows:

If $\phi \mathrm{T} 16\left(=(256 / \mathrm{fc})_{\mathrm{s}}\right.$ at $\left.\mathrm{fC}=40 \mathrm{MHz}\right)$ is used as the input clock for counting, set the following value in the registers: $0.4 \mathrm{~s} \div=(256 / \mathrm{fc})_{\mathrm{s}}=$ $62500=\mathrm{F} 424 \mathrm{H}$; e.g. set TA1REG to F4H and TA0REG to 24 H .

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to " 0 " and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG $=04 \mathrm{H}$ and TA0REG $=80 \mathrm{H}$


Figure 3.7.12 Timer Output by 16-Bit Timer Mode
(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as PC0).


Figure 3.7.13 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8 -bit up counter ( UC 0 ) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.
Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to " 1 " so that UC1 is set for counting.
Figure 3.7.14 shows a block diagram representing this mode.


Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TA0REG each time TA1REG matches UC0.

Use of the double buffer facilitates the handling of low duty waves (when duty is varied).


Figure 3.7.15 Operation of Register Buffer

Example: To generate $1 / 4$ duty 62.5 kHz pulses (at $\mathrm{f}_{\mathrm{C}}=40 \mathrm{MHz}$ )


Calculate the value which should be set in the timer register.
To obtain a frequency of 62.5 kHz , the pulse cycle t should be: $\mathrm{t}=1 / 62.5 \mathrm{kHz}=16 \mu \mathrm{~s}$ $\phi$ T1 ( $=(16 / \mathrm{fc}) \mathrm{s}\left(\right.$ at $\left.\mathrm{f}_{\mathrm{C}}=40 \mathrm{MHz}\right)$;

$$
16 \mu s \div(16 / \mathrm{fc}) s=40
$$

Therefore set TA1REG to 40 (28H)
The duty is to be set to $1 / 4$ : $\mathrm{t} \times 1 / 4=16 \mu \mathrm{~s} \times 1 / 4=4 \mu \mathrm{~s}$

$$
4 \mu \mathrm{~s} \div(16 / \mathrm{fc}) \mathrm{s}=10
$$

Therefore, set TAOREG $=10=0 \mathrm{AH}$.

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PC1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when $2^{n}$ counter overflow occurs ( $n=6,7$ or 8 as specified by TA01MOD[PWM01:00](PWM01:00)). The up counter UC0 is cleared when $2^{\text {n }}$ counter overflow occurs. The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < value set for $2^{n}$ counter overflow
Value set in TA0REG $\neq 0$


Figure 3.7.16 8-Bit PWM Waveforms

Figure 3.7 .17 shows a block diagram representing this mode.


Figure 3.7.17 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TA0REG if $2^{\mathrm{n}}$ overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.


Figure 3.7.18 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin (at $\mathrm{fC}=40 \mathrm{MHz}$ ).


To achieve a 51.2- $\mu \mathrm{s}$ PWM cycle by setting $\phi$ T1 ( $=(16 / \mathrm{fc}) \mathrm{s}\left(@ \mathrm{f}_{\mathrm{C}}=40 \mathrm{MHz}\right.$ ):
$51.2 \mu \mathrm{~s} \div(16 / f \mathrm{f}) \mathrm{s}=128$
$2^{n}=128$
Therefore n should be set to 7 .
Since the low level period is $36.0 \mu \mathrm{~s}$ when $\phi \mathrm{T} 1=(16 / \mathrm{fc}) \mathrm{s}$, set the following value for TREGO:
$36.0 \mu \mathrm{~s} \div(16 / \mathrm{fc}) \mathrm{s}=90=5 \mathrm{AH}$


Table 3.7.4 PWM Cycle

| System clock <br> SYSCR0 <SYSCK> | Clock gear <br> SYSCR1 <br> [GEAR2:0](GEAR2:0) | - | PWM cycle TAxxMOD[PWMx1:0](PWMx1:0) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $2^{6}$ (x64) |  |  | $2^{7}(\times 128)$ |  |  | $2^{8}(\times 256)$ |  |  |
|  |  |  | TAxxMOD[TAxCLK1:0](TAxCLK1:0) |  |  | TAxxMOD[TAxCLK1:0](TAxCLK1:0) |  |  | TAxxMOD[TAxCLK1:0](TAxCLK1:0) |  |  |
|  |  |  | $\phi \mathrm{T} 1(\mathrm{x} 2)$ | $\phi \mathrm{T} 4(\mathrm{x} 8)$ | ¢T16(x32) | $\phi \mathrm{T} 1(\mathrm{x} 2)$ | ¢T4(x8) | ¢T16(x32) | $\phi \mathrm{T} 1(\mathrm{x} 2)$ | $\phi$ T4(x8) | $\phi$ T16(x32) |
| 1(fs) | - | $\times 8$ | 1024/fs | 4096/fs | 16384/fs | 2048/fs | 8192/fs | 32768/fs | 4096/fs | 16384/fs | 65536/fs |
| O(fc) | 000(x1) |  | 1024/fc | 4096/fc | 16384/fc | 2048/fc | 8192/fc | 32768/fc | 4096/fc | 16384/fc | 65536/fc |
|  | 001(x2) |  | 2048/fc | 8192/fc | 32768/fc | 4096/fc | 16384/fc | 65536/fc | 8192/fc | 32768/fc | 131072/fc |
|  | 010(x4) |  | 4096/fc | 16384/fc | 65536/fc | 8192/fc | 32768/fc | 131072/fc | 16384/fc | 65536/fc | 262144/fc |
|  | 011(x8) |  | 8192/fc | 32768/fc | 131072/fc | 16384/fc | 65536/fc | 262144/fc | 32768/fc | 131072/fc | 524288/fc |
|  | 100(x16) |  | 16384/fc | 65536/fc | 262144/fc | 32768/fc | 131072/fc | 524288/fc | 65536/fc | 262144/fc | 1048576/fc |

(5) Settings for each mode

Table 3.7.5 shows the SFR settings for each mode.
Table 3.7.5 Timer Mode Setting Registers

| Register name | TA01MOD |  |  |  | TA1FFCR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <Bit Symbol> | <TA01M1: 0> | <PWM01: 00> | <TA1CLK1: 0> | <TA0CLK1: 0> | <TA1FFIS> |
| Function | Timer Mode | PWM Cycle | Upper Timer Input Clock | Lower Timer Input Clock | Timer F/F Invert Signal Select |
| 8 -bit timer $\times 2$ channels | 00 | - | ```Lower timer match, \(\phi\) T1, \(\phi\) T16, \(\phi\) T256 (00, 01, 10, 11)``` | $\begin{aligned} & \text { External clock, } \\ & \phi \top 1, \phi T 4, \phi \top 16 \\ & (00,01,10,11) \end{aligned}$ | 0: Lower timer output <br> 1: Upper timer output |
| 16-bit timer mode | 01 | - | - | $\begin{aligned} & \hline \text { External clock, } \\ & \phi \mathrm{T} 1, \phi \mathrm{~T} 4, \phi \mathrm{~T} 16 \\ & (00,01,10,11) \end{aligned}$ | - |
| 8-bit PPG $\times 1$ channel | 10 | - | - | $\begin{aligned} & \text { External clock, } \\ & \phi \top 1, \phi \top 4, \phi \top 16 \\ & (00,01,10,11) \\ & \hline \end{aligned}$ | - |
| 8-bit PWM $\times 1$ channel | 11 | $\begin{gathered} 2^{6}, 2^{7}, 2^{8} \\ (01,10,11) \end{gathered}$ | - | $\begin{aligned} & \text { External clock, } \\ & \phi \mathrm{T} 1, \phi \mathrm{~T} 4, \phi \mathrm{~T} 16 \\ & (00,01,10,11) \\ & \hline \end{aligned}$ | - |
| 8 -bit timer $\times 1$ channel | 11 | - | $\begin{gathered} \phi \mathrm{T} 1, \phi \mathrm{~T} 16, \phi \mathrm{~T} 256 \\ (01,10,11) \\ \hline \end{gathered}$ | - | Output disabled |

[^0]
### 3.8 External Memory Extension Function (MMU)

By providing 3 local areas, the MMU function allows for the expansion of the program/data area up to 512 Mbytes.
The recommended address memory map is shown in Figure 3.8.1.
However, when the memory used is less than 16 Mbytes, it is not necessary to set the MMU register. In this case, please refer to the Memory Controller section.
An area which can be set as a bank is called a local area. Since the address for local areas is fixed, it cannot be changed. And, area which cannot be set as a bank is called Common area.
Basically one series of program should be closed within one bank. Please don't jump to the same LOCAL-area in the different bank directly by JP instruction and so on. Refer to the examples as follows.

It is not possible for a program to branch between different banks of the same local area.
The TMP92CA25 has the following external pins for memory LSI connection.
Address bus: EA25, EA24 and A23 to A0
Chip select: $\overline{\mathrm{CS} 0}$ to $\overline{\mathrm{CS} 3}, \overline{\mathrm{CSZA}}$ to $\overline{\mathrm{CSZF}}, \overline{\mathrm{SDCS}} \overline{\mathrm{ND0CE}}$ and $\overline{\mathrm{ND} 1 \mathrm{CE}}$
Data bus: D15 to D0

### 3.8.1 Recommended Memory Map

Figure 3.8.1 shows one recommended address memory map. This is for maximum expanded memory size and for a system in which an internal boot ROM with NAND flash is not required.


Note: $\overline{\text { CSZA }}$ is a chip select for not only bank 0 to 15 of LOCAL-Z but also COMMON-Z.

Figure 3.8.1 Recommended Memory Map for Maximum Specification (Logical address)

| TMP92CA25 | LOCAL-X | $\frac{\text { LOCAL-Y }}{}$ |
| :---: | :---: | :---: |
|  | $\overline{\mathrm{CS3}}$ | $\overline{\text { SDCS }}$ or $\overline{C S 1}$ |
|  | 64 Mbytes | 64 Mbytes |

LOCAL-Z
$\overline{\text { CSZA }}$ to $\overline{\text { CSZF }}$, EA24, EA25 64 Mbytes $\times 6=384$ Mbytes



| BANK 64 |
| :---: |
| $\mathbf{1}$ |
| I |
| $\downarrow$ |
|  |
|  |
| 79 |


| $\overline{\text { CSZC }}$ |
| :---: |
| BANK 32 |
| 1 |
| 1 |
| $\downarrow$ |
|  |
|  |


| $\overline{\text { CSZF }}$ |
| :---: |
| BANK 80 |
| 1 |
| 1 |
| $\downarrow$ |
|  |
|  |

Figure 3.8.2 Recommended Memory Map for Maximum Specification (Physical address)

### 3.8.2 Control Registers

There are 12 MMU registers, covering 4 functions (program, data read, data write and LCDC display data), in each of 3 local areas (Local-X, Y and Z), providing easy data access.

## (Instructions for use)

First, set the enable register and bank number for each LOCAL register.
The relevant pin and memory settings should then be set to the ports and memory controller.

When the CPU or LCDC outputs a local area logical address, the MMU converts and outputs this to the physical address according to the bank number. The physical address bus is output to the external address bus pin, thereby enabling access to external memory.

Note 1: Since the common area cannot be used as local area, do not set a bank number to LOCAL register which overlaps with the common area.

Note 2: Changing program BANK number (LOCALPX, Y or $Z$ ) is disabled in the LOCAL area. The program bank setting for each local area must be changed in the common area. (But bank setting of read data, write data and data for LCD display can be changed in the local area.)

Note 3: After data bank number register (LOCALRn, LOCALWn or LOCALLn; where "n" means $\mathrm{X}, \mathrm{Y}$ or Z ) is set by an instruction, do not access its memory by the following instruction because several clocks are required for effective MMU setting. For this reason, insert between them a dummy instruction which accesses SFR or another memory, as in the following example.
(Example)

| Id | xix, 200000H | $;$ |  |
| :--- | :--- | :--- | :--- |
| Id | (localrx), 81H | $;$ | Data bank number is set |
| Id | wa, (localrx) | $;$ | $\leftarrow$ Inserted dummy instruction which accesses SFR |
| Id | wa, (xix) | $;$ | Instruction which reads BANK 1 of LOCAL-X area. |

Note 4: When LOCAL-Z area is used, chip select signal CSZA should be assigned to P82 pin.
In this case, $\overline{\text { CSZA }}$ works as chip select signal for not only BANK 0 to 15 but also COMMON-Z.
The following setting after reset is required before setting Port82.

| ld | (localpz), 80H | LOCAL-Z bank enable for program |
| :---: | :---: | :---: |
| ld | (localrz), 80 H | LOCAL-Z bank enable for data read |
| ld | (localwz), 80H | LOCAL-Z bank enable for data write (*1) |
| ld | (locallz), 80 H | LOCAL-Z bank enable for LCD display memory (*2) |
| ld | (p8fc), -----0--B | Set P82 pin to CSZA output |
| Id | (p8fc2), -----1--B |  |

(*1) If COMMON-Z area is not used as data write memory, this setting is not required.
(*2) If COMMON-Z area is not used as LCD display memory, this setting is not required.
(1) Program bank register

The bank number used as program memory is set to these registers. It is not possible to change program bank number in the same local area.

LOCAL-X Register for Program

| $\begin{aligned} & \text { LOCALPX } \\ & \text { (01D0H) } \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LXE | - | $\mathrm{S}^{-}$ | X4 | X3 | X2 | X1 | X0 |
|  | Read/Write | R/W |  | - |  |  | R/W |  |  |
|  | After reset | 0 | ${ }^{-}$ | $\mathrm{S}^{\text {c }}$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-X <br> 0 : Not use <br> 1: Use |  |  | Set wBANK number for LOCAL-X <br> (" 0 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Y Register for Program

| LOCALPY (01D1H) | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LYE | - | ${ }^{\text {a }}$ | Y4 | Y3 | Y2 | Y1 | YO |
|  | Read/Write | R/W | $\bigcirc$ | $\bigcirc$ | R/W |  |  |  |  |
|  | After reset | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Y <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-Y <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Z Register for Program

(2) LCD Display bank register

The bank number used as LCD display memory is set to these registers. Since the bank registers for CPU and LCDC are prepared independently, the bank number for CPU (Program, Read data or Write data) can be changed during LCD display.

|  |  |  | LOCAL-X | Register fo | , | , |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| $\begin{aligned} & \text { LOCALLX } \\ & \text { (01D4H) } \end{aligned}$ | Bit symbol | LXE | ${ }^{-}$ | $\mathrm{S}^{\text {d }}$ | X4 | X3 | X2 | X1 | X0 |
|  | Read/Write | R/W |  |  | R/W |  |  |  |  |
|  | After reset | 0 |  |  | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-X <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-X <br> (" 0 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Y Register for LCDC Display Data

| $\begin{aligned} & \text { LOCALLY } \\ & \text { (01D5H) } \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LYE | ${ }^{-}$ | ${ }^{-}$ | Y4 | Y3 | Y2 | Y1 | Y0 |
|  | Read/Write | R/W |  | - |  |  | R/W |  |  |
|  | After reset | 0 | $\bigcirc$ | $\mathrm{S}^{-}$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Y <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-Y <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Z Register for LCDC Display Data

| $\begin{aligned} & \text { LOCALLZ } \\ & \text { (01D7H) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LZE | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Z <br> 0: Disable <br> 1: Enable | Set BANK number for LOCAL-Z <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |  |  |

(3) Read data bank register

The bank register number used as read data memory is set to these registers. The following is an example where the read data bank register of LOCAL-X is set to " 1 ". When "ld wa, (xix)" instruction is executed, the bank becomes effective only at the read cycle for xix address.
(Example)

| ld | xix, 200000h | ; |
| :--- | :--- | :--- |
| ld | (localrx), 81h | ; Set Read data bank. |
| ld | wa, (localrx) | ; <-- Insert dummy instruction which accesses | SFR

ld wa, (xix) ; Read bank1 of LOCAL-X area

LOCAL-X Register for Read Data

| $\begin{aligned} & \text { LOCALRX } \\ & \text { (01D8H) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LXE | ${ }^{2}$ | ${ }^{2}$ | X4 | X3 | X2 | X1 | X0 |
|  | Read/Write | R/W | - | ${ }^{2}$ | R/W |  |  |  |  |
|  | After reset | 0 | - | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for <br> LOCAL-X <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-X <br> ("0" is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Y Register for Read Data


LOCAL-Z Register for Read Data

| $\begin{aligned} & \text { LOCALRZ } \\ & \text { (01DBH) } \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LZE | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Z <br> 0: Disable <br> 1: Enable | Set BANK number for LOCAL-Z <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |  |  |

(4) Write data bank register

The bank number used as write data memory is set to these registers. The following is an example where the data bank register of LOCAL-X is set to " 1 ". When "ld (xix), wa" instruction is executed, the bank becomes effective only at the write cycle for xix address.

## (Example)

| ld | xix, 200000h | ; |
| :--- | :--- | :--- |
| ld | (localx), 81h | ; Set write data bank. |

ld wa, (localwx) ; <--Insert dummy instruction which accesses
SFR
ld wa, (xix) ; Write to bank 1 of LOCAL-X area

## LOCAL-X Register for Write Data

| $\begin{aligned} & \text { LOCALWX } \\ & (01 D C H) \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LXE | ${ }^{\square}$ | , | X4 | X3 | X2 | X1 | X0 |
|  | Read/Write | R/W | $\mathrm{S}^{-}$ | $\xrightarrow{ }$ | R/W |  |  |  |  |
|  | After reset | 0 | ${ }^{-}$ | ${ }^{-}$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-X <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-X <br> (" 0 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Y Register for Write Data

| $\begin{aligned} & \text { LOCALWY } \\ & \text { (01DDH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LYE | - | ${ }^{-}$ | Y4 | Y3 | Y2 | Y1 | YO |
|  | Read/Write | R/W |  |  |  |  | R/W |  |  |
|  | After reset | 0 | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Y <br> 0 : Not use <br> 1: Use |  |  | Set BANK number for LOCAL-Y <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |

LOCAL-Z Register for Write Data

| $\begin{aligned} & \text { LOCALWZ } \\ & \text { (01DFH) } \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | LZE | Z6 | Z5 | Z4 | Z3 | Z2 | Z1 | Z0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Use BANK for LOCAL-Z <br> 0: Disable <br> 1: Enable | Set BANK number for LOCAL-Z <br> (" 3 " is disabled because of overlap with COMMON area.) |  |  |  |  |  |  |

### 3.8.3 Setting Example

Below is a setting example.

| No. | Used as | Memory | Setting | MMU Area | Logical <br> Address | Physical <br> Address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (a) | Main routine | NOR flash (16 Mbytes, 1 pcs ) | $\overline{\text { CsZA }}$, <br> 32 bits, <br> 1 wait | COMMON-Z | C00000 to FFFFFFH |  |
| (b) | Character ROM |  |  | Bank 0 in LOCAL-Z | 800000 H to BFFFFFH | 000000 H to 3FFFFFH |
| (c) | Sub routine | SRAM $(16$ Mbytes, $1 \mathrm{pcs})$ <br> 1 pcs ) | $\overline{\mathrm{CS1}}$, <br> 16 bits, 0 waits | Bank 0 in LOCAL-Y | 400000 H to 5FFFFFH | 000000 H to |
| (d) | LCD <br> display RAM |  |  | Bank 1 in LOCAL-Y |  | 200000 H to |
| (e) | $\begin{aligned} & \hline \text { Stack } \\ & \text { RAM } \end{aligned}$ | Internal RAM (16 Kbytes) | (32 bits, 1 clock) | - | 002000H | 005FFFH |

(a) Main routine (COMMON-Z)

| Logical Address | Physical <br> Address | No |  | Instruction | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | org | COOOOOH | ; |
| C 00000 H | $\leftarrow$ (Same) | 2 | Idw | (mamr2), 80FFH | CS2 800000-FFFFFF/8 Mbytes |
| C000xxH | $\leftarrow$ | 3 | Idw | (b2csl), C222H | ; CS2 32-bit ROM, 1 wait |
|  |  | 4 | Idw | (mamr1), 40FFH | ; CS1 400000-7FFFFF/4 Mbytes |
|  |  | 5 | Idw | (b1csl), 8111H | ; CS1 16-bit RAM, 0 waits |
|  |  | 5.1 | Id | (localpz), 80H | ; LOCAL-Z bank enable for program |
|  |  | 5.2 | Id | (localrz), 80H | ; LOCAL-Z bank enable for data read |
|  |  | 6 | Id | (p8fc), 02H | ; P81: CS1 |
|  |  | 7 | Id | (p8fc2), 04H | ; P82: CszA |
|  |  | 8 | Id | (pjfc), 07H | ; PJ2: $\overline{\text { SRWR }}$, PJ1: $\overline{\text { SRLUB }}$, PJO: $\overline{\text { SRLLB }}$ |
|  |  | 9 | Id | xsp, 6000H | ; Stack pointer $=6000 \mathrm{H}$ |
|  |  | 10 |  | (localpy), 80H | ; BANK 0 in LOCAL-Y is set as program for sub routine |
|  |  | 11 | : |  | ; |
| C000yyH | $\leftarrow$ | 12 | call | 400000H | ; Call sub routine |
|  |  | 13 | : |  | ; |
|  |  | 14 | : |  | ; |
|  |  | 15 | : |  | ; |

- Instructions from No. 2 to No. 8 are settings for ports and memory controller.
- No. 9 is a setting for stack pointer. It is assigned to internal RAM.
- No. 10 is a setting to execute No.12's instruction.
- No. 12 is an instruction to call sub routine. When CPU outputs 400000 H address, this MMU will convert and output 000000 H address to external address bus: A23 to A0. And $\overline{\mathrm{CS} 1}$ for SRAM will be asserted because its logical address is in the CS1area at the same time. These instructions allow the CPU to branch to sub routine.

Note:This example assumes a sub routine program is already written on SRAM.
(b) Sub routine (Bank 0 in LOCAL-Y)

| Logical <br> Address | Physical <br> Address | No |  | Instruction | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 16 | org | 400000H | ; |
| 400000H | 000000H | 17 |  | (localwy), 81H | ; BANK 1 in LOCAL-Y is set as write data for LCD display RAM |
| 4000xxH | 0000xxH | 18 |  | (locally), 81H | ; BANK 1 in LOCAL-Y is set as LCD display data for LCD display RAM |
|  |  | 19 |  | (localrz), 80H | ; BANK 0 in LOCAL-Z is set as read data for character ROM |
|  |  | 20 | Id | xiy, 800000 H | ; Index address register to read character ROM |
|  |  | 21 |  | wa, (xiy) | ; Reading character ROM |
|  |  | 22 | : |  | ; Convert it to display data |
|  |  | 23 |  | (focto 82 H | ; |
|  |  | 24 |  | xix, 400000H | ; Index address register to write LCD display data |
|  |  | 25 | Id | (xix), bc | ; Writing LCD display data |
|  |  | 26 | : |  | ; Setting LCD controller |
|  |  | 27 | : |  | ; |
|  |  | 28 | Id | xiz, 400000H | ; Setting LCD start address to LCDC |
|  |  | 29 | Id | (Isarcl), xiz | ; |
|  |  | 30 |  | (Icdcti0), 01H | ; Start LCD display operation |
|  |  | 31 | : |  | ; |
| 5000 yyH | 1000yyH | 32 | ret |  | ; |

- No. 17 and No. 18 are settings for BANK 1 of LOCAL-Y. In this case, LCD display data is written to SRAM by CPU.
So, (LOCALWY) and (LOCALLY) should be set to the same BANK 1.
- No. 19 is a setting for BANK 0 of LOCAL-Z to read data from character ROM.
- No. 20 and No. 21 are instructions to read data from character ROM. When CPU outputs 800000 H address, this MMU will convert and output 000000 H address to external address bus: A23 to A0. And CSZA for NOR flash will be asserted because its logical address is in the CS2 area at the same time.
These instructions allow the CPU to read data from character ROM.
- No. 23 is an instruction which changes the program BANK number in the local area. This setting is disabled.
- No. 24 and No. 25 are instructions to write data to SRAM. When CPU outputs 400000 H address, this MMU will convert and output 200000H address to external address bus: A23 to A0. And $\overline{\mathrm{CS1}}$ for SRAM will be asserted because its logical address is in the CS1area at the same time.
These instructions allow the CPU to write data to SRAM.
- No. 28 and No. 29 are settings to set LCD starting address to LCD controller. When LCDC outputs 400000 H address in DMA cycle, this MMU will convert and output 200000 H address to external address bus: A23 to A0. And $\overline{\mathrm{CS1}}$ for SRAM will be asserted because its logical address is in the CS1 area at the same time.
These instructions allow the LCDC to read data from SRAM.
- No. 30 is an instruction to start LCD display operation.


### 3.9 Serial Channels

The TMP92CA25 includes 1 serial I/O channels. For the channel, either UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission) can be selected. And SIOO includes data modulator that supports the IrDA 1.0 infrared data communication specification.


In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (a multi controller system).
Figure 3.9.2 is block diagrams for SIOO.
SIOO is compounded mainly prescaler, serial clock generation circuit, receiving buffer and control circuit, transmission buffer and control circuit.

This chapter contains the following sections:
3.9.1 Block diagram
3.9.2 Operation of each circuit
3.9.3 SFR
3.9.4 Operation in each mode
3.9.5 Support for IrDA mode

- Mode 0 (I/O interface mode)

$\longleftarrow$ Transfer direction
- Mode 1 (7-bit UART mode)

- Mode 2 (8-bit UART mode)

- Mode 3 (9-bit UART mode)


When bit8 = 1 , Address (Select code) is denoted.
When bit8 $=0$, Data is denoted.

Figure 3.9.1 Data Formats

### 3.9.1 Block Diagrams



Figure 3.9.2 Block Diagram of Serial Channel 0

### 3.9.2 Operation for Each Circuit

(1) SIO Prescaler and prescaler clock select

There is a 6 -bit prescaler for waking serial clock.
The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.9.1 shows prescaler clock resolution into the baud rate generator.

Table 3.9.1 Prescaler Clock Resolution to Baud Rate Generator

| System clock selection SYSCR1 <SYSCK> | Clock gear selection SYSCR1 [GEAR2:0](GEAR2:0) | - | Baud rate generator input clock <br> SIO prescaler BR0CR[BR0CK1:0](BR0CK1:0) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | фT0 | ¢T2(1/4) | ¢T8(1/16) | фT32(1/64) |
| 1(fs) | - | 1/8 | fs/8 | fs/32 | fs/128 | fs/512 |
| O(fc) | 000(1/1) |  | fc/8 | fc/32 | fc/128 | fc/512 |
|  | 001(1/2) |  | fc/16 | fc/64 | fc/256 | fc/1024 |
|  | 010(1/4) |  | fc/32 | fc/128 | fc/512 | fc/2048 |
|  | 011(1/8) |  | fc/64 | fc/256 | fc/1024 | fc/4096 |
|  | 100(1/16) |  | fc/128 | fc/512 | fc/2048 | fc/8192 |

The baud rate generator selects between 4 clock inputs: $\phi \mathrm{T} 0, \phi \mathrm{~T} 2, \phi \mathrm{~T} 8$, and $\phi \mathrm{T} 32$ among the prescaler outputs.
(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks that determine the transfer rate of the serial channels.
The input clock to the baud rate generator, $\phi \mathrm{T} 0, \phi \mathrm{~T} 2, \phi \mathrm{~T} 8$ or $\phi \mathrm{T} 32$, is generated by the 6 -bit SIO prescaler, which is shared by the timers. One of these input clocks is selected using the BR0CR[BR0CK1:0](BR0CK1:0) field in the baud rate generator control register.
The baud rate generator includes a frequency divider, which divides the frequency by 1 or $\mathrm{N}+(16-\mathrm{K}) / 16$ or 16 values, thereby determining the transfer rate.
The transfer rate is determined by the settings of BR0CR $<$ BROADDE, BR0S3:0> and BR0ADD[BR0K3:0](BR0K3:0).

- In UART mode
(1) When BR0CR<BR0ADDE $>=0$

The settings BR0ADD[BR0K3:0](BR0K3:0) are ignored. The baud rate generator divides the selected prescaler clock by N , which is set in BR0CK[BR0S3:0](BR0S3:0). $(\mathrm{N}=1,2,3$ ...16)
(2) When BR0CR<BR0ADDE> $=1$

The $\mathrm{N}+(16-\mathrm{K}) / 16$ division function is enabled. The baud rate generator divides the selected prescaler clock by $\mathrm{N}+(16-\mathrm{K}) / 16$ using the value of N set in BR0CR[BR0S3:0](BR0S3:0) ( $\mathrm{N}=2,3 \ldots 15$ ) and the value of K set in BR0ADD[BR0K3:0](BR0K3:0) ( $\mathrm{K}=1,2,3 \ldots 15$ )

Note: If $N=1$ or $N=16$, the $N+(16-K) / 16$ division function is disabled. Set BROCR<BROADDE> to 0 .

- In I/O interface mode

The $\mathrm{N}+(16-\mathrm{K}) / 16$ division function is not available in I/O interface mode. Set $B R 0 C R<B R 0 A D D E>$ to 0 before dividing by N .
The method for calculating the transfer rate when the baud rate generator is used is explained below.

- In UART mode

$$
\text { Baud rate }=\frac{\text { Input clock of baud rate generator }}{\text { Frequency divider for baud rate generator }} \div 16
$$

- In I/O interface mode

$$
\text { Baud rate }=\frac{\text { Input clock of baud rate generator }}{\text { Frequency divider for baud rate generator }} \div 2
$$

- Integer divider (N divider)

For example, when the source clock frequency ( $\mathrm{f}_{\mathrm{C}}$ ) is 39.3216 MHz , the input clock is $\phi \mathrm{T} 2$ ( $\mathrm{fc} / 32$ ), the frequency divider N ( $\mathrm{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{~S} 3: 0>$ ) $=8$, and $\mathrm{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{ADDE}>=0$, the baud rate in UART mode is as follows:

* Clock condition[Clock gear : 1/1

Baud rate $=\frac{\text { Input clock of baud rate generator }}{\text { Frequency divider for baud rate generator }} \div 16$

$$
=\frac{\mathrm{f}_{\mathrm{C}} / 32}{8} \div 16
$$

$=39.3216 \times 10^{6} \div 16 \div 8 \div 16=9600$ (bps)
Note: The $\mathrm{N}+(16-\mathrm{K}) / 16$ division function is disabled and setting BROADD[BROK3:0](BROK3:0) is invalid.

- $\mathrm{N}+(16-\mathrm{K}) / 16$ divider (UART mode only)

Accordingly, when the source clock frequency $\left(\mathrm{f}_{\mathrm{C}}\right)=31.9488 \mathrm{MHz}$, the input clock is $\phi T 2$ ( $\mathrm{f}_{\mathrm{C}} / 32$ ), the frequency divider N ( $\mathrm{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{~S} 3: 0>$ ) $=6$, K (BR0ADD[BR0K3:0](BR0K3:0)) $=8$, and BR0CR<BR0ADDE> $=1$, the baud rate in UART mode is as follows:

$$
\begin{aligned}
& * \text { Clock condition }[\text { Clock gear }: 1 / 1 \\
& \text { Baud rate }=\frac{\text { Input clock of baud rate generator }}{\text { Frequency divider for baud rate generator }} \div 16 \\
&=\frac{\mathrm{fC}_{\mathrm{C}} / 32}{6+\frac{(16-8)}{16}} \div 16 \\
&=31.9488 \times 10^{6} \div 16 \div\left(6+\frac{8}{16}\right) \div 16=9600(\mathrm{bps})
\end{aligned}
$$

Table 3.9.2 show examples of UART mode transfer rates.
Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

- In UART mode

Baud rate $=$ external clock input frequency $\div 16$
It is necessary to satisfy (External clock input cycle) $\geq 4 / \mathrm{fSYS}$

- In I/O interface mode

Baud rate = external clock input frequency
It is necessary to satisfy (External clock input cycle) $\geq 16 /$ fSYS

Table 3.9.2 Selection of Transfer Rate (1)
(when baud rate generator is used and BROCR<BROADDE> $=0$ )
Unit (Kbps)

| $\mathrm{f}_{\text {SYS }}[\mathrm{MHz}]$ |  | $\begin{gathered} \phi \mathrm{TO} \\ \left(\mathrm{f}_{\mathrm{SYS}} / 4\right) \end{gathered}$ | $\begin{gathered} \phi \mathrm{T} 2 \\ \left(\mathrm{f}_{\mathrm{SYS}} / 16\right) \end{gathered}$ | $\begin{gathered} \phi \mathrm{T} 8 \\ \left(\mathrm{f}_{\mathrm{SYS}} / 64\right) \end{gathered}$ | $\begin{gathered} \phi \mathrm{T} 32 \\ \left(\mathrm{f}_{\mathrm{SYS}} / 256\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 9.8304 | 2 | 76.800 | 19.200 | 4.800 | 1.200 |
| $\uparrow$ | 4 | 38.400 | 9.600 | 2.400 | 0.600 |
| $\uparrow$ | 8 | 19.200 | 4.800 | 1.200 | 0.300 |
| $\uparrow$ | 10 | 9.600 | 2.400 | 0.600 | 0.150 |
| 12.2880 | 5 | 38.400 | 9.600 | 2.400 | 0.600 |
| $\uparrow$ | A | 19.200 | 4.800 | 1.200 | 0.300 |
| 14.7456 | 2 | 115.200 | 28.800 | 7.200 | 1.800 |
| $\uparrow$ | 3 | 76.800 | 19.200 | 4.800 | 1.200 |
| $\uparrow$ | 6 | 38.400 | 9.600 | 2.400 | 0.600 |
| $\uparrow$ | C | 19.200 | 4.800 | 1.200 | 0.300 |
| 19.6608 | 1 | 307.200 | 76.800 | 19.200 | 4.800 |
| $\uparrow$ | 2 | 153.600 | 38.400 | 9.600 | 2.400 |
| $\uparrow$ | 4 | 76.800 | 19.200 | 4.800 | 1.200 |
| $\uparrow$ | 8 | 38.400 | 9.600 | 2.400 | 0.600 |
| $\uparrow$ | 10 | 19.200 | 4.800 | 1.200 | 0.300 |
| 22.1184 | 3 | 115.200 | 28.800 | 7.200 | 1.800 |
| 24.5760 | 1 | 384.000 | 96.000 | 24.000 | 6.000 |
| $\uparrow$ | 2 | 192.000 | 48.000 | 12.000 | 3.000 |
| $\uparrow$ | 4 | 96.000 | 24.000 | 6.000 | 1.500 |
| $\uparrow$ | 5 | 76.800 | 19.200 | 4.800 | 1.200 |
| $\uparrow$ | 8 | 48.000 | 12.000 | 3.000 | 0.750 |
| $\uparrow$ | A | 38.400 | 9.600 | 2.400 | 0.600 |
| $\uparrow$ | 10 | 24.000 | 6.000 | 1.500 | 0.375 |

Note: Transfer rates in I/O interface mode are eight times faster than the values given above.

In UART mode, TMRA match detect signal (TA0TRG) can be used for serial transfer clock.

Method for calculating the timer output frequency which is needed when outputting trigger of timer

TA0TRG frequency $=$ Baud rate $\times 16$
Note: The TMRAO match detect signal cannot be used as the transfer clock in I/O Interface mode.
(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

- In I/O interface mode

In SCLK output mode with the setting $\mathrm{SCOCR}<\mathrm{IOC}>=0$, the basic clock is generated by dividing the output of the baud rate generator by 2 , as described previously.
In SCLK input mode with the setting $\mathrm{SC} 0 \mathrm{CR}<\mathrm{IOC}>=1$, the rising edge or falling edge will be detected according to the setting of the $\mathrm{SCOCR}<$ SCLKS $>$ register to generate the basic clock.

- In UART mode

The SC0MOD0[SC1:0](SC1:0) setting determines whether the baud rate generator clock, the internal clock fiO, the match detect signal from TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.
(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times, on the 7th, 8th and 9th clock cycles.
The value of the data bit is determined from these three samples using the majority rule.
For example, if the data bit is sampled respectively as 1,0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1 . A data bit sampled as 0,0 and 1 is taken to be 0 .
(5) Receiving control

- In I/O interface mode

In SCLK output mode with the setting $\mathrm{SCOCR}<\mathrm{IOC}>=0$, the RXD0 signal is sampled on the rising edge or falling of the shift clock, which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.
In SCLK input mode with the setting $\operatorname{SCOCR}<\mathrm{IOC}>=1$, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

- In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0 , the bit is recognized as the start bit and the receiving operation commences.
The values of the data bits that are received are also determined using the majority rule.
(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1 , the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1 , an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and $\mathrm{SC} 0 \mathrm{CR}<\mathrm{RB} 8>$ will be preserved.
SC0CR<RB8> is used to store either the parity bit - added in 8-bit UART mode - or the most significant bit (MSB) - in 9-bit UART mode.
In 9 -bit UART mode the wakeup function for the slave controller is enabled by setting SCOMOD $0<W U>$ to 1 ; in this mode INTRX0 interrupts occur only when the value of $\mathrm{SC} 0 \mathrm{CR}<$ RB8 $>$ is 1 .
SIO interrupt mode is selectable by the register SIMC.
(7) Transmission counter

The transmission counter is a 4-bit binary counter used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.


TXDCLK


Figure 3.9.3 Generation of the Transmission Clock
(8) Transmission controller

- In I/O interface mode

In SCLK output mode with the setting $\mathrm{SC} 0 \mathrm{CR}<\mathrm{IOC}>=0$, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.
In SCLK input mode with the setting $\mathrm{SCOCR}<\mathrm{IOC}>=1$, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the $\mathrm{SC0CR}<$ SCLKS $>$ setting.

- In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

## Handshake function

Use of $\overline{\text { CTSO }}$ pin allows data to be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled or disabled by the SC0MOD<CTSE> setting.
When the CTS0 pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text { CTS0 }}$ pin goes low again. However, the INTTX0 interrupt is generated, and it requests the next data send from the CPU. The next data is written in the transmission buffer and data sending is halted.
Though there is no $\overline{\mathrm{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to be the $\overline{\mathrm{RTS}}$ function. The $\overline{\mathrm{RTS}}$ should be output "high" to request send data halt after data receive is completed by software in the RXD interrupt routine.


Figure 3.9.4 Handshake Function


Note 1: If the $\overline{\mathrm{CTSO}}$ signal goes high during transmission, no more data will be sent after completion of the current transmission.
Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\text { CTSO }}$ signal has fallen.
Figure 3.9.5 $\overline{\text { CTSO }}$ (Clear to send) Timing
(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU in order from the least significant bit (LSB). When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.
(10) Parity control circuit

When $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ in the serial channel control register is set to " 1 ", it is possible to transmit and receive data with parity. However, parity can be added only in 7 -bit UART mode or 8 -bit UART mode. The $\mathrm{SC} 0 \mathrm{CR}<\mathrm{EVEN}>$ field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ and $\mathrm{SC0CR}<\mathrm{EVEN}>$ must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with $\mathrm{SC} 0 \mathrm{BUF}<\mathrm{RB} 7>$ in 7 -bit UART mode or with $\mathrm{SC} 0 \mathrm{CR}<\mathrm{RB} 8>$ in 8 -bit UART mode. If they are not equal, a parity error is generated and the $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PERR}>$ flag is set.
(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.
(INTRX interrupt routine)

1) Read receiving buffer
2) Read error flag
3) If $<$ OERR $>=1$
then
a) Set to disable receiving (Write "0" to SC0MOD0<RXE>)
b) Wait to terminate current frame
c) Read receiving buffer
d) Read error flag
e) Set to enable receiving (Write " 1 " to $\mathrm{SC} 0 \mathrm{MOD} 0<\mathrm{RXE}>$ )
f) Request to transmit again
4) Other

## 2. Parity error < PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.
3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0 , a framing error is generated.
(12) Timing generation

1. In UART mode

Receiving

|  | Mode <br> (Note) | 8 Bits + Parity (Note) | 8 Bits, 7 Bits + Parity, <br> 7 Bits |
| :--- | :--- | :--- | :--- |
| Interrupt Timing | Center of last bit <br> (bit8) | Center of last bit <br> (parity bit) | Center of stop bit |
| Framing Error Timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity Error Timing | - | Center of last bit <br> (parity bit) | Center of stop bit |
| Overrun Error Timing | Center of last bit <br> (bit8) | Center of last bit <br> (parity bit) | Center of stop bit |

Note1: In 9-bit and 8-bit + parity modes, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.
Note2: The higher the transfer rate, the later than the middle receive interrupts and errors occur.

Transmitting

|  | 9 Bits | 8 Bits + Parity | 8 Bits, 7 Bits + Parity, |
| :--- | :--- | :--- | :--- |
| 7 Bits |  |  |  |$|$| Interrupt Timing |
| :--- |

2. I/O interface

| Transmission <br> Interrupt <br> Timing | SCLK output mode | Immediately after last bit data. <br> (See Figure 3.9.13.) |
| :--- | :--- | :--- |
|  | SCLK input mode | Immediately after rise of last SCLK signal rising mode, or <br> immediately after fall in falling mode. (See Figure 3.9.14.) |
| Receiving <br> Interrupt <br> Timing | SCLK output mode | Timing used to transfer received to data receive buffer 2 (SCOBUF) <br> (e.g. immediately after last SCLK). (See Figure 3.9.15.) |
|  | SCLK input mode | Timing used to transfer received data to receive buffer 2 (SCOBUF) <br> (e.g. immediately after last SCLK). (See Figure 3.9.16.) |

### 3.9.3 SFR



Figure 3.9.6 Serial Mode Control Register (Channel 0, SCOMODO)


Note: As all error flags are cleared after reading do not test only a single bit with a bit testing instruction.
Figure 3.9.7 Serial Control Register (Channel 0, SCOCR)
BROCR
(1203H)

BROADD


|  | BROCR <BROADDE> = 1 |  |
| :---: | :---: | :---: | :---: | BR0CR<BROADDE> = 0

Note1:Availability of $+(16-K) / 16$ division function

| $N$ | UART mode | I/O mode |
| :--- | :---: | :---: |
| 2 to 15 | $O$ | $\times$ |
| 1,16 | $\times$ | $\times$ |

The baud rate generator can be set to " 1 " in UART mode only when the $+(16-K) / 16$ division function is not used. Do not use in I/O interface mode.

Note2:Set BROCR <BROADDE> to 1 after setting $K(K=1$ to 15$)$ to BROADD[BROK3:0](BROK3:0) when $+(16-K) / 16$ division function is used. Writes to unused bits in the BROADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.8 Baud Rate Generator Control (Channel 0, BROCR, BROADD)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TB7 | TB6 | TB5 | TB4 | TB3 | TB2 | TB1 | TB0 | (Transmission) |
| $\begin{aligned} & \text { SCOBUF } \\ & (1200 H) \end{aligned}$ |  |  |  |  |  |  |  |  |  |
|  | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | (Receiving) |

Note: Prohibit read-modify-write for SCOBUF.
Figure 3.9.9 Serial Transmission/Receiving Buffer Registers (Channel 0, SCOBUF)


Figure 3.9.10 Serial Mode Control Register 1 (Channel 0, SCOMOD1)

### 3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK, and SCLK input mode to input external synchronous clock SCLK.


Figure 3.9.11 SCLK Output Mode Connection Example


Figure 3.9.12 Example of SCLK Input Mode Connection

1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes data to the transmission buffer. When all data is output, INTES0<ITX0C> will be set to generate the INTTX0 interrupt.


Figure 3.9.13 Transmitting Operation in I/O Interface Mode (SCLKO output mode) (Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU. When all data is output, INTES0<ITX0C $>$ will be set to generate an INTTX0 interrupt.


Figure 3.9.14 Transmitting Operation in I/O Interface Mode (SCLKO input mode) (Channel 0)

## 2. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1 . This is initiated when the receive interrupt flag INTES0<IRX0C> is cleared as the received data is read. When 8 -bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTES0<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE> to 1 initiates SCLK0 output.


Figure 3.9.15 Receiving Operation in I/O Interface Mode (SCLKO output mode)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTES0<IRX0C> is cleared as the received data is read. When 8 -bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTES0<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.


Figure 3.9.16 Receiving Operation in I/O Interface Mode (SCLKO input mode)

[^1]3. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0 , and only set the interrupt level (from 1 to 6 ) of the transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.
The following is an example of this:

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0[SM1:0](SM1:0) field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ bit; whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when $\mathrm{SC0CR}<\mathrm{PE}>$ is set to 1 (enabled).

Setting example: When transmitting data of the following format, the control registers should be set as described below.

$\longleftarrow$ Transmission direction (Transmission rate: 2400 bps at $\mathrm{f}_{\mathrm{C}}=39.3216 \mathrm{MHz}$ )
*Clock condition: Clock gear 1/1(fc)
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

SCOMODO $\leftarrow \mathrm{X} 00-\mathrm{X} \quad 0 \quad 1 \quad 0 \quad 1 \quad$ Select 7-bit UART mode.
SCOCR $\leftarrow \begin{array}{llllllllll} & 1 & 1 & X & X & X & 0 & 0 & \text { Add even parity. }\end{array}$
BROCR $\leftarrow 0 \begin{array}{llllllll} & 1 & 0 & 1 & 0 & 0 & 0 & \text { Set the transfer rate to } 2400 \mathrm{bps} \text {. }\end{array}$
INTESO $\leftarrow \begin{array}{llllllll} & 1 & 0 & 0 & - & - & - & \text { Enable the INTTXO interrupt and set it to interrupt level } 4 \text {. }\end{array}$

X: Don't care, -: No change
(3) Mode 2 (8-bit UART mode)

8 -bit UART mode is selected by setting SC0MOD0[SM1:0](SM1:0) to 10 . In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ ); whether even parity or odd parity will be used is determined by the $\mathrm{SC} 0 \mathrm{CR}<\mathrm{EVEN}>$ setting when $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.

(4) Mode 3 (9-bit UART mode)

9 -bit UART mode is selected by setting SC0MOD0[SM1:0](SM1:0) to 11 . In this mode a parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in $\mathrm{SC0CR}<\mathrm{RB} 8>$. When the buffer is written or read, $<$ TB8>or <RB8> is read or written first, before the rest of the SC0BUF data.

## Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1 . The interrupt INTRX0 can only be generated when<RB8> = 1 .


Note: The TXD pin of each slave controller must be in open-drain output mode.
Figure 3.9.17 Serial Link Using Wakeup Function

## Protoco

1. Select 9-bit UART mode on the master and slave controllers.
2. Set the $\mathrm{SC} 0 \mathrm{MOD} 0<\mathrm{WU}>$ bit on each slave controller to 1 to enable data receiving.
3. The master controller transmits data one frame at a time. Each frame includes an 8 -bit select code which identifies a slave controller. The MSB (bit8) of the data ( $<$ TB8>) is set to 1 .

4. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its <WU> bit to 0 .
5. The master controller transmits data to the specified slave controller (the controller whose SCOMOD0<WU> bit has been cleared to 0 ). The MSB (bit8) of the data (<TB8>) is cleared to 0 .

6. The other slave controllers (whose $<W U>$ bits remain at 1 ) ignore the received data because their MSBs (bit8 or $\langle$ RB8 $>$ ) are set to 0 , disabling INTRX0 interrupts.
The slave controller whose $<\mathrm{WU}>$ bit $=0$ can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock fiO as the transfer clock.


- Setting the master controller

Main

| PFCR | $\begin{aligned} & \leftarrow \\ & \leftarrow \end{aligned}$ | - | - | - | - | - | - | 0 | 1 | Z Set PFO and PF1 to function as the TXDO and RXDO pins $\int$ respectively. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFFC |  | - | - | - | - | - | - | 0 | 1 |  |
| INTES0 | $\leftarrow$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | Enable the IN Enable the IN |
| SCOMODO | $\leftarrow$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | Set $\mathrm{f}_{\mathrm{IO}}$ as the |
| SCOBUF | $\leftarrow$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Set the selec |
| INTTX0 interrupt |  |  |  |  |  |  |  |  |  |  |
| SCOMODO | $\leftarrow$ | 0 | - | - | - | - | - | - | - | Set TB8 to 0 . |
| SCOBUF | $\leftarrow$ | * | * | * | * | * | * | * | * | Set data for t |

- Setting the slave controller

Main


### 3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9 .18 shows the block diagram.


Figure 3.9.18 Block Diagram
(1) Modulation of the transmission data

When the transmit data is 0 , the modem outputs 1 to TXD0 pin with either $3 / 16$ or $1 / 16$ times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>.

When the transmit data is 1 , the modem outputs 0 .


Figure 3.9.19 Transmission Example
(2) Modulation of the receive data

When the receive data has an effective pulse width of " 1 ", the modem outputs " 0 " to SIO0. Otherwise the modem outputs " 1 " to SIO0. The effective pulse width is selected by SIRCR[SIRWD3:0](SIRWD3:0).


Figure 3.9.20 Receiving Example
(3) Data format

The data format is fixed as follows:

- Data length: 8 bits
- Parity bits: none
- Stop bits: 1 bit
(4) SFR

Figure 3.9.21 shows the control register SIRCR. Set SIRCR data while SIO0 is stopped. The following example describes how to set this register:

1) SIO setting $\downarrow$
2) $L D \quad(S I R C R), 07 \mathrm{H}$
3) $\mathrm{LD} \quad(\mathrm{SIRCR}), 37 \mathrm{H}$ $\downarrow$
4) Start transmission and receiving for SIOO
; Set the SIO to UART mode.
; Set the receive data pulse width to $16 \times$.
; TXEN, RXEN Enable the transmission and receiving.
; The modem operates as follows:

- SIOO starts transmitting.
- IR receiver starts receiving.
(5) Notes

1. Baud rate for $\operatorname{IrDA}$

When $\operatorname{IrDA}$ is operated, set 01 to $\mathrm{SC} 0 \mathrm{MOD} 0<\mathrm{SC} 1: 0>$ to generate baud rate.
Settings other than the above (TA0TRG, fIO and SCLK0 input) cannot be used.
2. The pulse width for transmission

The $\operatorname{IrDA} 1.0$ specification is defined in Table 3.9.3.
Table 3.9.3 Baud Rate and Pulse Width Specifications

| Baud Rate | Modulation | Rate Tolerance <br> (\% of rate) | Pulse Width <br> $(\mathrm{min})$ | Pulse Width <br> (typ.) | Pulse Width <br> $(\mathrm{max})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2.4 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $78.13 \mu \mathrm{~s}$ | $88.55 \mu \mathrm{~s}$ |
| 9.6 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $19.53 \mu \mathrm{~s}$ | $22.13 \mu \mathrm{~s}$ |
| 19.2 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $9.77 \mu \mathrm{~s}$ | $11.07 \mu \mathrm{~s}$ |
| 38.4 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $4.88 \mu \mathrm{~s}$ | $5.96 \mu \mathrm{~s}$ |
| 57.6 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $3.26 \mu \mathrm{~s}$ | $4.34 \mu \mathrm{~s}$ |
| 115.2 Kbps | RZI | $\pm 0.87$ | $1.41 \mu \mathrm{~s}$ | $1.63 \mu \mathrm{~s}$ | $2.23 \mu \mathrm{~s}$ |

The pulse width is defined as either baud rate $\mathrm{T} \times 3 / 16$ or $1.6 \mu \mathrm{~s}$ ( $1.6 \mu \mathrm{~s}$ is equal to $3 / 16$ pulse width when baud rate is 115.2 Kbps ).

The TMP92CA25 has a function which can select the pulse width of transmission as either $3 / 16$ or $1 / 16$. However, $1 / 16$ pulse width can only be selected when the baud rate is equal to or less than 38.4 Kbps .

For the same reason, when using IrDA 115.2 Kbps with USB, the $+(16-\mathrm{K}) / 16$ division function in the baud rate generator of SIO0 cannot be used to generate a 115.2 Kbps baud rate, except under special conditions as explained in (6) below.

The $+(16-K) / 16$ division function cannot be used alsowhen the baud rate is 38.4 Kbps and the pulse width is $1 / 16$.

Table 3.9.4 Baud Rate and Pulse Width for $(16-K) / 16$ Division Function

| Pulse Width | Baud Rate |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 115.2 Kbps | 57.6 Kbps | 38.4 Kbps | 19.2 Kbps | 9.6 Kbps | 2.4 Kbps |
| $\mathrm{T} \times 3 / 16$ | $\times$ (Note) | $\circ$ | $\circ$ | 0 | 0 | $\circ$ |
| $\mathrm{~T} \times 1 / 16$ | - | - | $\times$ | $\circ$ | $\circ$ | $\circ$ |

O: $(16-K) / 16$ division function can be used.
$\times:(16-K) / 16$ division function cannot be used.
-: Cannot be set to $1 / 16$ pulse width.
Note: $(16-K) / 16$ division function can be used under special
conditions.


Note: If a pulse width complying with IrDA1.0 standard (1.6 $\mu \mathrm{s}$ min.) can be guaranteed with a low baud rate, setting this bit to " 1 " will result in reduced power dissipation.

Figure 3.9.21 IrDA Control Register

### 3.10 Serial Bus Interface (SBI)

The TMP92CA25 has 1-channel serial bus interface which an $\mathrm{I}^{2} \mathrm{C}$ bus mode.
The serial bus interface is connected to an external device through P93 (SDA) and P94 (SCL) in the $\mathrm{I}^{2} \mathrm{C}$ bus mode.
Each pin is specified as follows.

|  | $\mathrm{P9F} 2<\mathrm{P94F} 2, \mathrm{P93F} 2>$ | $\mathrm{P9CR}<\mathrm{P94C}, \mathrm{P93C}>$ | $\mathrm{P9FC}<\mathrm{P94F}, \mathrm{P93F}>$ |
| :--- | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$ Bus Mode | 11 | 11 | 11 |

X: Don't care

### 3.10.1 Configuration



Figure 3.10.1 Serial Bus Interface (SBI)

### 3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface 0 control register 1 (SBI0CR1)
- Serial bus interface 0 control register 2 (SBI0CR2)
- Serial bus interface 0 data buffer register (SBIODBR)
- $\mathrm{I}^{2} \mathrm{C}$ bus 0 address register (I2C0AR)
- Serial bus interface 0 status register (SBI0SR)
- Serial bus interface 0 baud rate register 0 (SBIOBRO)
- Serial bus interface 0 baud rate register 1 (SBI0BR1)

The above registers differ depending on a mode to be used. Refer to section 3.10.4 "I ${ }^{2} \mathrm{C}$ Bus Mode Control Register".

### 3.10.3 The Data Formats in the $I^{2} \mathrm{C}$ Bus Mode

The data formats in the $\mathrm{I}^{2} \mathrm{C}$ bus mode is shown below.
(a) Addressing format

(b) Addressing format (with restart)

(c) Free data format (data transferred from master device to slave device)


S: Start condition
R/ $\overline{\mathrm{W}}$ : Direction bit
ACK: Acknowledge bit
P : $\quad$ Stop condition

Figure 3.10.2 Data Format in the $I^{2} \mathrm{C}$ Bus Mode

### 3.10.4 $\quad I^{2} C$ Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the $\mathrm{I}^{2} \mathrm{C}$ bus mode.

Serial Bus Interface 0 Control Register 1


Note 1: For the frequency of the SCL pin clock, see 3.10.5 (3) "Serial clock".
Note 2: Initial data of SCKO is " 0 ", SWRMON is " 1 ".
Note 3: This $I^{2} \mathrm{C}$ bus circuit does not support fast mode, it supports the Standard mode only. Although the $I^{2} \mathrm{C}$ bus circuit itself allows the setting of a baud rate over 100kbps, the compliance with the $I^{2} \mathrm{C}$ specification is not guaranteed in that case.

Figure 3.10.3 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface Control Register 2


Note 1: Reading this register function as SBIOSR register.
Note 2: Switch a mode to port mode after confirming that the bus is free.
Switch a mode between $I^{2} \mathrm{C}$ bus mode after confirming that input signals via port are high level.
Figure 3.10.4 Registers for the $I^{2} C$ Bus Mode

Serial Bus Interface Status Register


Note: Writing in this register functions as SBIOCR2.
Figure 3.10.5 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


Serial Bus Interface Baud Rate Register 1

SBIOBR1 (1245H)

Prohibit
read-modifywrite


Serial Bus Interface Data Buffer Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| Read/Write | R (Received)/W (Transfer) |  |  |  |  |  |  |  |
| After reset | Undefined |  |  |  |  |  |  |  |

Note 1: When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0).
Note 2: SBIODBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is prohibitted.
$1^{2} \mathrm{C}$ Bus 0 Address Register


Figure 3.10.6 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

### 3.10.5 Control in $I^{2} C$ Bus Mode

(1) Acknowledge mode specification

Set the SBI0CR1<ACK> to " 1 " for operation in the acknowledge mode. The TMP92CA25 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to " 0 " for operation in the non-acknowledge mode. The TMP92CA25 does not generate a clock pulse for the acknowledge signal when operating in the master mode.
(2) Number of transfer bits

Since the SBI0CR1[BC2:0](BC2:0) is cleared to "000" on start up, a slave address and direction bit transmissions are executed in 8 bits. Other than these, the $<\mathrm{BC} 2: 0>$ retains a specified value.
(3) Serial clock

1. Clock source

The SBI0CR1[SCK2:0](SCK2:0) is used to specify the maximum transfer frequency for output on the SCL pin in the master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the $\mathrm{I}^{2} \mathrm{C}$ bus, such as the smallest pulse width of tLOW.


Figure 3.10.7 Clock Source
2. Clock synchronization

In the $\mathrm{I}^{2} \mathrm{C}$ bus mode, in order to wired-AND a bus, a master device which pulls down a clock pin to the low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

This device has a clock synchronization function which allows normal data transfer even when more than one master exists on the bus.

The following example explains the clock synchronization procedures used when there are two masters present on the bus.

## Internal SCL output

 (Master A)Internal SCL output (Master B)

SCL pin


Figure 3.10.8 Clock Synchronization
When master A pulls the internal SCL output to the low level at point "a", the bus's SCL pin goes to the low level. After detecting this, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B is holding the bus's SCL pin the low level, master A waits for counting high-level width of an own clock pulse. After master B has finished counting low-level width of an own clock pulse at point "c" and master A detects the SCL pin of the bus at the high level, and starts counting high level of an own clock pulse.

The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.
(4) Slave address and address recognition mode specification

When this device is to be used as a slave device, set the slave address [SA6:0](SA6:0) and $<A L S>$ in I2C0AR.
Clear the <ALS> to " 0 " for the address recognition mode.
(5) Master/slave selection

To operate this device as a master device set the SBI0CR2<MST> to " 1 ".
To operate it as a slave device clear the SBI0CR2<MST> to " 0 ". The $<\mathrm{MST}>$ is cleared to " 0 " in hardware when a stop condition is detected on the bus or when arbitration is lost.
(6) Transmitter/receiver selection

To operate this device as a transmitter set the SBIOCR2<TRX> to " 1 ". To operate it as a receiver clear the SBIOCR2<TRX> to " 0 ".

When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2COAR or a GENERAL CALL is received (All 8 -bit data are " 0 " after a start condition), the $<T R X>$ is set to " 1 " in hardware if the direction bit ( $\mathrm{R} / \overline{\mathrm{W}}$ ) sent from the master device is " 1 ", and is cleared to " 0 " in hardware if the bit is " 0 ".

In the master mode, when an acknowledge signal is returned from the slave device, the <TRX> is cleared to " 0 " in hardware if the value of the transmitted direction bit is " 1 ", and is set to " 1 " in hardware if the value of the bit is " 0 ". If an acknowledge signal is not returned, the current state is maintained.

The <TRX> is cleared to " 0 " in hardware when a stop condition is detected on the $\mathrm{I}^{2} \mathrm{C}$ bus or when arbitration is lost.
(7) Start/stop condition generation

When the SBIOSR $<$ BB $>=$ " 0 ", slave address and direction bit which are set to SBIODBR is output on the bus after generating a start condition by writing " 1111 " to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBIODBR) and set " 1 " to the $<A C K>$ beforehand.

SCL pin SDA pin


Figure 3.10.9 Start Condition Generation and Slave Address Generation
When the SBIOSR $<B B>=$ " 1 ", the sequence for generating a stop condition can be initiated by writing " 111 " to the SBIOCR2<MST, TRX, PIN> and writing " 0 " to the SBI0CR2<BB>. Do not modify the contents of the SBI0CR2<MST, TRX, BB, PIN> until a stop condition has been generated on the bus.


Figure 3.10.10 Stop Condition Generation
The state of the bus can be ascertained by reading the contents of the SBI0SR $<$ BB $>$. The SBIOSR<BB> will be set to " 1 " if a start condition has been detected on the bus, and will be cleared to " 0 " if a stop condition has been detected.

Stop condition generation in master mode have limit. Therefore, please refer to 3.10.6 (4) "Stop condition generation".
(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 by transfer of the slave address or the data (INTSBI) is generated, the SBIOSR<PIN> is cleared to " 0 ". The SCL pin is pulled down to the low-level while the $<$ PIN $>=$ " 0 ".
The $<$ PIN $>$ is cleared to " 0 " when a single word of data is transmitted or received. Either writing data to or reading data from SBIODBR sets the $<$ PIN $>$ to " 1 ".

The time from the <PIN> being set to " 1 " until the release of the SCL pin is tLow.
In the address recognition mode (e.g., when <ALS> = "0"), the <PIN> is cleared to " 0 " when the slave address matches the value set in I2C0AR or when a GENERAL CALL is received (All 8-bit data are " 0 " after a start condition). Although the SBI0CR2<PIN> can be set to " 1 " by a program, writing " 0 " to the SBI0CR2<PIN> does not clear it to " 0 ".
(9) Serial bus interface operation mode selection

The SBI0CR2[SBIM1:0](SBIM1:0) is used to specify the serial bus interface operation mode.
Set the SBI0CR2[SBIM1:0](SBIM1:0) to " 10 " when the device is to be used in $\mathrm{I}^{2} \mathrm{C}$ bus mode after confirming pin condition of serial bus interface to " H ".

Switch a mode to port after confirming a bus is free.
(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in $\mathrm{I}^{2} \mathrm{C}$ bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.
Data on the SDA pin is used for $\mathrm{I}^{2} \mathrm{C}$ bus arbitration.
The following example illustrates the bus arbitration procedure when there are two master devices on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA pin of the bus is wire-AND and the SDA pin is pulled down to the low level by master A. When the SCL pin of the bus is pulled up at point "b", the slave device reads the data on the SDA pin, that is, data in master A. Data transmitted from master B becomes invalid. The master B state is known as "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.

SCL pin
Internal SDA output (Master A)

Internal SDA output (Master B)

SDA pin

Figure 3.10.11 Arbitration Lost

This device compares the levels on the bus's SDA pin with those of the internal SDA output on the rising edge of the SCL pin. If the levels do not match, arbitration is lost and the SBIOSR<AL> is set to " 1 ".

When the <AL> is set to " 1 ", the SBI0SR<MST, TRX> are cleared to " 00 " and the mode is switched to a slave receiver mode. Thus, clock output is stopped in data transfer after setting $<\mathrm{AL}>=" 1$ ".

The $<\mathrm{AL}>$ is cleared to " 0 " when data is written to or read from SBI0DBR or when data is written to SBI0CR2.


Figure 3.10.12 Example of a Master Device B (D7A = D7B, D6A = D6B)
(11) Slave address match detection monitor

The SBIOSR<AAS> is set to " 1 " in the slave mode, in the address recognition mode (e.g., when the I2C0AR<ALS $>=$ " 0 "), when a GENERAL CALL is received, or when a slave address matches the value set in I2C0AR. When the I2C0AR<ALS> = " 1 ", the SBIOSR<AAS> is set to " 1 " after the first word of data has been received. The SBIOSR<AAS> is cleared to " 0 " when data is written to or read from the data buffer register SBIODBR.
(12) GENERAL CALL detection monitor

The SBIOSR<AD0> is set to " 1 " in the slave mode, when a GENERAL CALL is received (all 8 -bit received data is " 0 ", after a start condition). The SBIOSR<AD0> is cleared to " 0 " when a start condition or stop condition is detected on the bus.
(13) Last received bit monitor

The value on the SDA pin detected on the rising edge of the SCL pin is stored in the SBIOSR<LRB>.

In the acknowledge mode, immediately after an INTSBI interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBIOSR<LRB>.
(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is locked by external noises, etc.

An internal reset signal pulse can be generated by setting SBI0CR2[SWRST1:0](SWRST1:0) to " 10 " and " 01 ". This initializes the SBI circuit internally.

All command (except SBI0CR2[SBIM1:0](SBIM1:0)) registers and status registers are initialized as well.

The SBI0CR1<SWRMON> is automatically set to " 1 " after the SBI circuit has been initialized.
(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and the transferred data can be written by reading or writing the SBIODBR.

When the start condition has been generated in the master mode, the slave address and the direction bit are set in this register.
(16) $\mathrm{I}^{2} \mathrm{C}$ bus address register (I2C0AR)

I2C0AR $<$ SA6:0> is used to set the slave address when this device functions as a slave device.

The slave address output from the master device is recognized by setting
I2C0AR<ALS> is set to " 0 ". The data format is the addressing format. When the slave address in not recognized at the $<\mathrm{ALS}>$ is set to " 1 ", the data format is the free data format.
(17) Baud rate register (SBI0BR1)

Write " 1 " to the SBI0BR1<P4EN> before operation commences.
(18) Setting register for IDLE2 mode operation (SBI0BR0)

The setting of SBI0BR0<I2SBI0> determines whether the device is operating or is stopped in IDLE2 mode.

Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

### 3.10.6 Data Transfer in $I^{2} \mathrm{C}$ Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN $>$ and the SBI0CR1<ACK, SCK2:0>. Set the SBI0BR1<P4EN> to " 1 " and clear bits 7 to 5 and 3 of the SBI0CR1 to " 0 ".

Set a slave address in I2C0AR $<$ SA6:0> and the I2C0AR $<$ ALS $>(<A L S>=$ " 0 " when an addressing format.)

For specifying the default setting to a slave receiver mode, clear " 000 " to the $<$ MST, TRX, BB>, set " 1 " to the $<$ PIN $>$, set " 10 " to the $<$ SBIM1:0> and set " 00 " to the [SWRST1:0](SWRST1:0).
(2) Start condition and slave address generation

1. Master mode

In the master mode the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle\mathrm{BB}\rangle=" 0 "$ ).
Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBIODBR.

When the $<\mathrm{BB}>$ is " 0 ", the start condition is generated by writing " 1111 " to the SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, 9 clocks are output from the SCL pin. While 8 clocks are output, the slave address and the direction bit which are set to the SBIODBR. At the 9th clock pulse the SDA pin is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request occurs on the falling edge of the 9 th clock pulse. The $<$ PIN $>$ is cleared to " 0 ". In the master mode the SCL pin is pulled down to the low level while the $<\mathrm{PIN}>$ is " 0 ". When an INTSBI interrupt request occurs, the value of $\langle T R X>$ is changed according to the direction bit setting only if the slave device returns an acknowledge signal.
2. Slave mode

In the slave mode, the start condition and the slave address are received.
After the start condition is received from the master device, while 8 clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the low level at the 9th clock, and the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request occurs on the falling edge of the 9th clock. The $<$ PIN $>$ is cleared to " 0 ". In slave mode the SCL line is pulled down to the low-level while the <PIN> = "0".


Figure 3.10.13 Start Condition Generation and Slave Address Transfer
(3) 1-word data transfer

Check the <MST> setting using an INTSBI interrupt process after the transfer of each word of data is completed and determine whether the device is in the master mode or the slave mode.

1. When the $<$ MST $>$ is " 1 " (Master mode)

Check the <TRX> setting and determine whether the device is in the transmitter mode or the receiver mode.

## When the $<$ TRX $>$ is " 1 " (Transmitter mode)

Check the <LRB> setting. When the <LRB> = " 1 ", there is no receiver requesting data. Implement the process for generating a stop condition (See section 3.10.6 (4).) and terminate data transfer.

When the <LRB> = "0", the receiver is requesting new data. When the next transmitted data is 8 bits, write the transmitted data to the SBIODBR. When the next transmitted data is other than 8 bits, set the $<\mathrm{BC} 2: 0>$, set the $<\mathrm{ACK}>$ to " 1 " and write the transmitted data to the SBIODBR. After the data has been written, the <PIN> is set to " 1 ", a serial clock pulse is generated to trigger transfer of the next word of data via the SCL pin, and the word is transmitted. After the data has been transmitted, an INTSBI interrupt request is generated. The <PIN> is set to " 0 " and the SCL pin is pulled down to the low level. If the length of the data to be transferred is greater than one word, repeat the latter steps of the procedure, starting from the check of the $<$ LRB $>$ setting.


- Output from master
-     -         - Output from slave

Figure 3.10.14 Example in which [BC2:0](BC2:0) = "000" and <ACK> = " 1 " in Transmitter Mode

## When the <TRX> is " 0 " (Receiver mode)

When the next transmitted data is other than 8 bits, set the $<\mathrm{BC} 2: 0>$ again. Set the $<$ ACK $>$ to " 1 " and read the received data from the SBIODBR so as to release the SCL pin. (The value of data which is read immediately after a slave address is sent is undefined.) After the data has been read, the <PIN> is set to "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request is generated and the $<$ PIN $>$ is set to " 0 ". Then this device pulls down the SCL pin to the low level. This device outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from SBIODBR.


Figure 3.10.15 Example of when [BC2:0](BC2:0) = "000", <ACK> = " 1 " in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear the <ACK> to " 0 " before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set the $<\mathrm{BC} 2: 0>$ to " 001 " and read the data. This device generates a clock pulse for a 1 -bit data transfer. Since the master device is a receiver, the SDA pin on a bus keeps the high level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, this device generates a stop condition (See section 3.10.6 (4).) and terminates data transfer.


Figure 3.10.16 Termination of Data Transfer in Master Receiver Mode
2. When the $<\mathrm{MST}>$ is " 0 " (Slave mode)

In the slave mode, this device operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when this device receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching a received slave address. In the master mode, this device operates in a slave mode if it is losing arbitration. An INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs, the $<$ PIN $>$ is cleared to " 0 ", and the SCL pin is pulled down to the low level. Either reading data to or writing data from the SBIODBR, or setting the $<$ PIN $>$ to " 1 " releases the SCL pin after taking tLOW time.

Check the SBIOSR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

| <TRX> | <AL> | <AAS> | <AD0> | Conditions | Process |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | This device loses arbitration when transmitting a slave address and receives a slave address of which the value of the direction bit sent from another master is " 1 ". | Set the number of bits in 1 word to the $<\mathrm{BC} 2: 0>$ and write the transmitted data to the SBIODBR. |
|  | 0 | 1 | 0 | In the slave receiver mode, this device receives a slave address of which the value of the direction bit sent from the master is " 1 ". |  |
|  |  | 0 | 0 | In the slave transmitter mode, 1-word data is transmitted. | Check the <LRB>. If the <LRB> is set to " 1 ", set the <PIN> to " 1 " since the receiver does not request the next data. Then, clear the $<T R X>$ to " 0 " to release the bus. If the $<L R B>$ is cleared to " 0 ", set the number of bits in a word to the [BC2:0](BC2:0) and write transmitted data to the SBIODBR since the receiver requests next data. |
| 0 | 1 | 1 | 1/0 | This device loses arbitration when transmitting a slave address and receives a GENERAL CALL or slave address of which the value of the direction bit sent from another master is " 0 ". | Read the SBIODBR for setting the <PIN> to "1" (Reading dummy data) or set the <PIN> to " 1 ". |
|  |  | 0 | 0 | This device loses arbitration when transmitting a slave address or data and terminates transferring word data. |  |
|  | 0 | 1 | 1/0 | In the slave receiver mode, this device receives a GENERAL CALL or slave address of which the value of the direction bit sent from the master is " 0 ". |  |
|  |  | 0 | 1/0 | In the slave receiver mode, the device terminates receiving 1-word data. | Set the number of bits in a word to the $<B C 2: 0>$ and read received data from the SBIODBR. |

(4) Stop condition generation

When the SBI0SR $<\mathrm{BB}>$ is " 1 ", the sequence for generating a stop condition is started by writing " 111 " to SBI0CR2<MST, TRX, PIN $>$ and " 0 " to SBI0CR2<BB>. Do not modify the contents of SBIOCR2<MST, TRX, PIN, BB> until a stop condition is generated on a bus.

When the bus's SCL line has been pulled down by other devices, this device generates a stop condition when the other device has released the SCL line and the SDA pin rising.


Figure 3.10.17 Stop Condition Generation (Single master)


Figure 3.10.18 Stop Condition Generation (Multi master)
(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to " 000 " and set the SBI0CR2<PIN> to " 1 " to release the bus. The SDA line remains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBIOSR<BB> until it becomes " 0 " to check that the SCL pin of this device is released. Check the $<$ LRB $>$ until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.10.6 (2).

In order to meet setup time when restarting, take at least $4.7 \mu \mathrm{~s}$ of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.


Figure 3.10.19 Timing Diagram when Restarting

### 3.11 SPIC (SPI Controller)

SPIC is the controller that can be connected to SD card, MMC (Multi Media Card) etc. in SPI mode.
The features as follows.
Double buffer (Transmit/Receive)
Generate CRC7 and CRC16 (Transmit/Receive data)
Baud Rate : 20Mbps max and 400 Kbps min
Connect several SD cards and MMC. ( Use other output port for $\overline{\text { SPCS }}$ pin as $\overline{\mathrm{CS}}$ )
Use as general clock synchronous SIO
MSB/LSB-first, 8/16bit data length, clock Rising/Falling edge
1 Interrupt : INTSPI
Read, Mask, Clear interrupt and Clear enable can control each 4 interrupts: RFR (Receive buffer of SPIRD: Full), RFW (Transmission buffer of SPITD: Empty), REND (Receive buffer of SPIRS: Full), TEND (Transmission buffer of SPITS: Empty).
RFR, RFW can high-speed transaction by micro DMA.

### 3.11.1 Block diagram

It shows block diagram and connection to SD card in Figure 3.11.1


Note1: SPCLK, $\overline{\text { SPCS }}$, SPDO and SPDI pins are set to input port (Port K7, K6, K5, K4) by reset. These signals are needed pull-up resister to fix voltage level, could you adjust resistance value for your final set.

Note2: Please use general input port or interrupt signal for WP (Write Protect) and CD (Card Detect).

Figure 3.11.1 SPIC Block diagram and Connection example

### 3.11.2 SFR

SFR of SPIC are as follows. These are connected to CPU with 16bit data bus.
(1) SPIMD (SPI Mode setting register)

SPIMD register is for operation mode or clock etc.
SPIMD Register

SPIMD (0820H)
(0821H)

| - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol |  | XEN |  |  |  | CLKSEL2 | CLKSEL1 | CLKSELO |
| Read/Write |  | R/W |  |  |  | R/W |  |  |
| After Reset |  | 0 |  | - | $\bigcirc$ | 1 | 0 | 0 |
| Function |  | SYSCK <br> 0: disable <br> 1: enable |  |  |  | $\begin{array}{ll} \hline \text { Select baud rate } \\ \text { 000:f } & \text { 100: } \mathrm{f}_{\mathrm{SYS}} / 16 \\ 001: \mathrm{f}_{\mathrm{SYS}} / 2 & 101: \mathrm{f}_{\mathrm{SYS}} / 32 \\ 010: \mathrm{f}_{\mathrm{SYS}} / 4 & \text { 111: } \mathrm{f}_{\mathrm{SYS}} / 64 \\ \text { 011: } \mathrm{f}_{\mathrm{SYS}} / 8 & 111: \text { Reserved } \end{array}$ |  |  |
|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| bit Symbol | LOOPBACK | MSB1ST | DOSTAT |  | TCPOL | RCPOL | TDINV | RDINV |
| Read/Write | R/W |  |  |  | R/W |  |  |  |
| After Reset | 0 | 1 | 1 |  | 0 | 0 | 0 | 0 |
| Function | LOOPBACK <br> test mode <br> o:disbale <br> 1:enable | Start bit for transmit/rece ive 0:LSB 1:MSB | SPDO pin (no transmit) 0 :fixed to "0" 1:fixed to "1" |  | Synchronous <br> clock edge <br> during <br> transmitting <br> 0 : fall <br> 1: rise | Synchronous clock edge during receiving o: fall <br> 1: rise | Invert data <br> During <br> transmitting <br> 0: disable <br> 1: enable | Invert data <br> During receiving <br> 0 : disable <br> 1: enable |

Figure 3.11.2 SPIMD Register

## (a) <LOOPBACK>

Because Internal SPDO can be input to internal SPDI, it can be used as test. Set <XEN>=1 and <LOOPBACK>=1, outputs clock from SPCLK pin regardless of operation of transmit/receive.

Please change the setting when transmitting/receiving is not in operation.


Figure 3.11.3 <LOOPBACK> Register Function
(b) <MSB1ST>

Select the start bit of transmit/receive data
Please change the setting when transmitting/receiving is not in operation.
(c) <DOSTAT>

Set the status of SPDO pin during no transmitting (after transmitting or during receiving). Please change the setting when transmitting/receiving is not in operation.
(d) <TCPOL>

Select the edge of synchronous clock during transmitting.
Please change the setting during <XEN> = "0". And set the same value of <RCPOL>.


Figure 3.11.4 <TCPOL> Register function
(e) <RCPOL>

Select the edge of synchronous clock during receiving.
Please change the setting during <XEN>= " 0 ". And set the same value of $<$ TCPOL> .


Figure 3.11.5 <TCPOL> Register function
(f) <TDINV>

Select logical invert/no invert when output transmitted data from SPDO pin.
Please change the setting when transmitting/receiving is not in operation.
Data that input to CRC calculation circuit is transmission data that is written to SPITD. This input data is not corresponded to <TDINV>.
<TDINV> is not corresponded to <DOSTAT>: it set condition of SPDO pin when it is not transferred.
(g) <RDINV>

Select logical invert/no invert for received data from SPDI pin.
Please change the setting when transmitting/receiving is not in operation.
Data that input to CRC calculation circuit is selected by <RDINV>.
(h) <XEN>

Select the operation for the internal clock.
(i) [CLKSEL2:0](CLKSEL2:0)

Select baud rate. Baud rate is created from fSYS and settings are in under table. Please change the setting when transmitting/receiving is not in operation.

Table 3.11.1 Example of baud rate

| $\ll$ CLKSEL2:0> | Baud rate [Mbps] |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{f}_{\mathrm{SYS}}=12 \mathrm{MHz}$ | $\mathrm{f}_{\mathrm{SYS}}=16 \mathrm{MHz}$ | $\mathrm{f}_{\mathrm{SYS}}=20 \mathrm{MHz}$ |
| $\mathrm{f}_{\mathrm{SYS}}$ | 12 | 16 | 20 |
| $\mathrm{f}_{\mathrm{SYS}} / 2$ | 6 | 8 | 10 |
| $\mathrm{f}_{\mathrm{SYS}} / 4$ | 3 | 4 | 5 |
| $\mathrm{f}_{\mathrm{SYS}} / 8$ | 1.5 | 2 | 2.5 |
| $\mathrm{f}_{\mathrm{SYS}} / 16$ | 0.75 | 1 | 1.25 |
| $\mathrm{f}_{\mathrm{SYS}} / 32$ | 0.375 | 0.5 | 0.625 |
| $\mathrm{f}_{\mathrm{SYS}} / 64$ | 0.1875 | 0.25 | 0.3125 |

(2) SPICT(SPI Control Register)

SPICT register is for data length or CRC etc.
(0822H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | CEN | SPCS_B | UNIT16 | $\bigcirc$ | , | ALGNEN | RXWEN | RXUEN |
| Read/Write | R/W |  |  | - | $\bigcirc$ | R/W |  |  |
| After Reset | 0 | 1 | 0 |  | $\bigcirc$ | 0 | 0 | 0 |
| Function | communication <br> control <br> 0: disable <br> 1: enable | $\begin{aligned} & \hline \overline{\text { SPCS }} \text { pin } \\ & \text { 0: output "0" } \\ & \text { 1: output "1" } \end{aligned}$ | Data length <br> 0: 8bit <br> 1: 16bit |  |  | Full duplex alignment <br> 0 : disable <br> 1: enable | Sequential receive <br> 0: disable <br> 1: enable | Receive <br> UNIT <br> O: disable <br> 1: enable |
| $\mathrm{S}^{2}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| bit Symbol | CRC16_7_B | CRCRX_TX_B | CRCRESET_B |  |  |  | DMAERFW | DMAERFR |
| Read/Write | R/W |  |  |  |  |  | R/W |  |
| After Reset | 0 | 0 | 0 |  |  |  | 0 | 0 |
| Function | CRC select <br> 0: CRC7 <br> 1: CRC16 | CRC data <br> 0: Transmit <br> 1: Receive | CRC <br> calculate register <br> $0:$ Reset <br> 1:Release <br> Reset |  |  |  | Micro DMA <br> 0: Disable <br> 1: Enable | Micro DMA <br> 0: Disable <br> 1: Enable |

Figure 3.11.6 SPICT Register
(a) <CRC16_7_B>

Select CRC7 or CRC16 to calculate.
(b) <CRCRX_TX_B>

Select input data to CRC calculation circuit.
(c) <CRCRESET_B>

Initialize CRC calculate register.
The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

1. Set SPICT <CRC16_7_B> for select CRC7 or CRC16 and <CRCRX_TX_B> for select calculating data.
2. For reset SPICR register, write " 1 " after set <CRCRESET_B> to " 0 ".
3. Write transmit data to SPITD register, and wait for finish transmission all data.
4. Read SPICR register, and obtain the result of CRC calculation.
5. Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.


Figure 3.11.7 Flow chart of CRC calculation
(d) <DNAERFW>

Set clearing interrupt in CPU to unnecessary because be supported RFR interrupt to Micro DMA. If write " 1 " to, it be set to one-shot interrupt, clearing interrupt by SPIWE register become to unnecessary. SPIST<RFW> flag generate 1 -shot interrupt when change from " 0 " to " 1 "(Rising).
(e) <DMAERFR>

Set clearing interrupt in CPU to unnecessary because be supported RFR interrupt to Micro DMA. If write " 1 " to, it be set to one-shot interrupt, clearing interrupt by SPIWE register become to unnecessary. SPIST $<$ RFR $>$ flag generate 1 -shot interrupt when change from " 0 " to " 1 "(Rising).
(f) <CEN $>$

Select enable/disable of the pin for SD card or MMC. When the card isn't inserted or no-power supply to DVcc, penetrated current is flowed because SPDI pin becomes floating. In addition, current is flowed to the card because $\overline{\text { SPCS }}$, SPCLK and SPDO pin output " 1 ". This register can avoid these matters.
If write " 0 " to <CEN> with PKCR and PKFC selecting $\overline{\text { SPCS }}$, SPCLK, SPDO and SPDI signal, SPDI pin is prohibit to input (avoiding penetrated current) and $\overline{\text { SPCS }}$, SPCLK, SPDO pin become high impedance.
Please write $<\mathrm{CEN}>=$ " 1 " after card is inserted, supply power to Vcc of card and supply clock to this circuit (SPIMD<XEN> = " 1 ").
(g) <SPCS_B>

Set the value output to $\overline{\mathrm{SPCS}}$ pin.
(h) <UNIT16>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please change the setting when transmitting/receiving is not in operation.
(i) <ALGNEN>

Select whether using alignment function for transmit/receive per UNIT during full duplex.
Please change the setting when transmitting/receiving is not in operation.
(j) <RXWEN>

Set enable/disable of sequential receiving.
(k) <RXUEN>

Set enable/disable of receiving operation per UNIT. In case $<$ RXWEN $>=$ " 1 ", this bit is not valid.
Please change the setting when transmitting/receiving is not in operation.
[Transmit / receive operation mode]
It is supported 8 operation modes. They are selected in <ALGNEN>, <RXWEN> and <RXUEN> registers.

Table 3.11.2 transmit/receive operation mode

| Operation mode | Register setting |  |  | Note |
| :--- | :---: | :---: | :---: | :--- |
|  | <ALGNEN $>$ | <RXWEN $>$ | <RXUEN $>$ |  |
| (1) Transmit UNIT | 0 | 0 | 0 | Transmit written data per UNIT |
| (2) Sequential transmit | 0 | 0 | 0 | Transmit written data sequentially |
| (3) Receive UNIT | 0 | 0 | 1 | Receive data of only 1 UNIT |
| (4) Sequential receive | 0 | 1 | 0 | Receive automatically if buffer has <br> space |
| (5)Transmit/Receive UNIT <br> with no alignment | 0 | 0 | Transmit/receive 1 UNIT at once with <br> no alignment per each UNIT |  |
| (6) Sequential <br> Transmit/Receive UNIT with <br> no alignment | 1 | 0 | Transmit/receive sequentially at once <br> with no alignment per each UNIT |  |
| (7) Transmit/Receive UNIT <br> with alignment | 1 | 1 | 0 | Transmit/receive 1 UNIT with <br> alignment per each UNIT |
| (8) Sequential <br> Transmit/Receive UNIT with <br> alignment | Transmit/receive sequentially with <br> alignment per each UNIT |  |  |  |

## Difference between UNIT transmission and Sequential transmission

UNIT transmit mode is transmitted every 1 UNIT by writing data after confirmed SPIST<TEND>=1.The written transmission data is shifted in turn. In hard ware, transmission is kept executing as long as data exists. If it transmit data sequentially, write next data when SPITD is empty and SPIST $<$ REND $>=1$.

UNIT transmission and sequential transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.11 .8 show Flow chart of UNIT transmission and Sequential transmission.


Figure 3.11.8 Flow chart of UNIT transmission and Sequential transmission

## Difference between UNIT receive and Sequential receive

UNIT receive is the mode that receiving only 1 UNIT data.
By writing " 1 " to SPICT<RXUEN $>$, receives 1UNIT data, and received data is loaded in receive data register (SPIRD). When SPIRD register is read, read it after wrote " 0 " to SPICT<RXUEN>.

If data was read from SPIRD with the condition SPICT $<$ RXE $>=$ " 1 ", 1 UNIT data is received again automatically. In hardware, this mode receives sequentially by Single buffer.

SPIST $<$ REND $>$ is changed during UNIT receiving.
Sequential receive is the mode that receive data and automatically when receive FIFO has space.

Whenever buffer has space, next data is received automatically. Therefore, if data was read after data is loaded in SPIRD, it is received sequentially every UNIT. In hardware, this mode receives sequentially by double buffer.

Figure 3.11 .9 show Flow chart of UNIT receive and Sequential receive.


Figure 3.11.9 Flow chart of UNIT receive and Sequential receive

## No alignment transmit/receive and alignment transmit/receive

In no-alignment mode, transmit/receive operate asynchronous and individually.
This is the sample waveform when starts UNIT receive by writing $<$ RXUEN $>=$ " 1 ", and then write transmit data in (SPITD) register before finishing the receiving.


Note: In no-alignment mode, clock is sometimes output from transmitter/receiver even when no data is in receiver/transmitter.

Figure 3.11.10 No-alignment transmit/receive

In alignment mode, it differs from no-alignment mode in transmit/receive is synchronous every UNIT though it is identical in transmit and receive operate simultaneously.

Writing <ALGNEN>= " 1 " first, and SPICT<RXE>= " 1 " and keep waiting state for starting UNIT receiving. When writing SPICT $<$ RXE $>=$ " 1 " after $<$ ALGNEN $>=$ " 1 ", receiving does not start right away. This is because the data to transmit at the same time has not been prepared. Transmit/receive start when writing the data to (SPITD) register with the condition $<$ TXE $>=$ " 1 ".

The waveform of each transmit/receive operation is as follows;


Figure 3.11.11 Alignment transmit/receive
(3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR (SPIRD receiving buffer is full), RFW (SPITD transmission buffer is empty), REND (SPIRS receiving buffer is full), TEND (SPITS transmission buffer is empty).
RFR, RFW can high-speed transaction by micro DMA.

Following is description of Interrupt • status (example RFW).
Status register SPIST<RFW> show RFW (internal signal that show whether transmission data register exist or not). This register is " 0 " when transmission data exist. This register is " 1 " when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.
Interrupt status register SPIIS<RFWIS $>$ is set by rising edge of RFW. This register keeps that condition until write " 1 " to this register and reset when SPIWE<RFWWE> is " 1 ".
RFW interrupt generate when interrupt enable register SPIIE<RFWIE> is " 1 ". When it is "0", interrupt is not generated.
Interrupt request register $\mathrm{SPIIR}<$ RFWIR $>$ show whether interrupt is generating or not. Interrupt status write enable register SPIWE<RFWWE $>$ set that enables reset for reset interrupts status register by mistake.
Circuit config of transmission data shift register (SPITS), receiving register (SPIRD), receiving data shift register (SPIRS) are same with above register.
Control register SPICT<DMAERFW>, SPICT<DMAERFR> is register for using micro DMA. When micro DMA transfer is executed by using RFW interrupt, set " 1 " to <DMAERFW>, and when it is executed by using RFR interrupt, set " 1 " to <DMAERFR>, and prohibit other interrupt.


Figure 3.11.12 Figurer for interrupt, status
(3-1) SPIST(SPI status register)
SPIST shows 4 status.

| $\begin{aligned} & \text { SPIST } \\ & (0824 \mathrm{H}) \end{aligned}$ | SPIST Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}^{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | - | , | - | $\bigcirc$ | TEND | REND | RFW | RFR |
|  | Read/Write | ${ }^{-}$ | - | - | - |  | R | R |  |
| (0825H) | After Reset | - | - | - | - | 1 | 0 | 1 | 0 |
|  | Function |  |  |  |  | Receiving <br> 0:operation <br> 1: no <br> operation | Receive Shift register o: no data 1: exist data | Transmit <br> buffer <br> 0: <br> untransmitted <br> data exist <br> 1: no <br> untransmitted <br> data | Receive buffer <br> o:no <br> valid data <br> 1:valid data <br> exist |
|  | $\mathrm{S}^{-}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | bit Symbol | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - |  |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After Reset |  |  |  |  |  |  |  |  |
|  | Function |  |  |  |  |  |  |  |  |

Figure 3.11.13 SPIST Register
(a) <TEND>

This bit is set to "0" when valid data to transmit exists in the shift register for transmit. It is set to " 1 " when finish transmitting all the data.
(b) <REND>

This bit is set to " 0 " when receiving is in operation or no valid data exist in receive shift register.
It is set to " 1 ", when valid data exist in receive read register and keep the data without shifting.
It is cleared to "0", when CPU read the data and shift to receive read register.
(c) $<\mathrm{RFW}>$

After wrote the received data to receive data write register, shift the data to receive data shift register. It keeps " 0 " until all valid data has moved. And it is set to " 1 " when it can accept the next data with no valid data.
(d) $<$ RFR $>$

This bit is set to " 1 " when received data is shifted from received data shift register to received data read register and valid data exist. It is set to " 0 " when the data is read and no valid data.
(3-2) SPIIS(SPI interrupt status register)
SPIIS register read 4 interrupt status and clear interrupt.
This register is cleared to "0" by writing " 1 " to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if SPI interrupt enable register (SPIIE) is masked.


Figure 3.11.14 SPIIS Register
(a) <TENDIS>

This bit read status of TEND interrupt and clear interrupt. If write this bit, set " 1 " to SPIWE<TENDWE>.
(b) <REMDIS>

This bit read status of REND interrupt and clear interrupt. If write this bit, set " 1 " to SPIWE<RENDWE $>$.
(c) <RFWDIS>

This bit read status of RFW interrupt and clear interrupt.
If write this bit, set " 1 " to SPIWE<RFWWE>.
(d) $<$ RFRIS $>$

This bit read status of RFR interrupt and clear interrupt. If write this bit, set " 1 " to SPIWE $<$ RFRWE $>$.
(3-3) SPIWE(SPI interrupt status write enable register)
SPIWE register set clear enable for 4 interrupt stasus bit.


Figure 3.11.15 SPIWE Register
(a) <TENDWE>

This bit set clear enable of SPIIS<TENDIS>.
(b) <RENDWE $>$

This bit set clear enable of SPIIS<RENDIS>.
(c) <RFWWE>

This bit set clear enable of SPIIS<RFWIS $>$.
(d) <RFRWE $>$

This bit set clear enable of SPIIS<RFRIS>.
(3-4) SPIIE(SPI interrupt enable register)
SPIIE register set output enable for 4 interrupt.


Figure 3.11.16 SPIIE Register
(a) <TENDIE>

This bit set TEND interrupt enable.
(b) <RENDIE $>$

This bit set REND interrupt enable.
(c) $<$ RFWIE $>$

This bit set RFW interrupt enable.
(d) $<$ RFRIE $>$

This bit set RFR interrupt enable.
(3-5) SPIIR(SPI interrupt request register)
SPIIR register show generation condition for 4 interrupts.
This regiter read " 0 " (interrupt doesn't generate) always when SPIninterrupt enable register (SPIIE) is masled.

SPIIR Register


Figure 3.11.17 SPIIR Register
(a) <TENDIR>

This bit shows condition of TEND interrupt generation.
(b) <TENDIR>

This bit shows condition of REND interrupt generation.
(c) $<$ RFWIR $>$

This bit shows condition of RFW interrupt generation.
(d) $<$ RFRIR $>$

This bit shows condition of RFR interrupt generation.
(4) SPICR (SPI CRC register)

SPICR register load result of CRC calculation for transmission/receiving in it.

| SPICR (0826H) | SPICR register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | CRCD7 | CRCD6 | CRCD5 | CRCD4 | CRCD3 | CRCD2 | CRCD1 | CRCD0 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | CRC calculation result load register [7:0] |  |  |  |  |  |  |  |
| (0827H) | - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | bit Symbol | CRCD15 | CRCD14 | CRCD13 | CRCD12 | CRCD11 | CRCD10 | CRCD9 | CRCD8 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | CRC calculation result load register [15:8] |  |  |  |  |  |  |  |

Figure 3.11.18 SPICR register
(a) [CRCD15:0](CRCD15:0)

The result that is calculated according to the setting; SPICT<CRC16_7_b>, <CRCRX_TX_B> and <CRCRESET_B>, are loaded in this register.
In case CRC16, all bits are valid. In case CRC7, lower 7 bits are valid.
The flow will be showed to calculate CRC16 of received data for instance by flowchart. Firstly, initialize CRC calculation register by writing <CRCRESET_B> = " 1 " after set $<\mathrm{CRC} 16 \_7 \_\mathrm{b}>=$ " 1 ", <CRCRX_TX_B> = "0", <CRCRESET_B> = "0".
Next, finish transmitting all bits to calculate CRC by writing data in SPITD register. Confirming whether receiving is finished or not use SPIST<TEND>.
If SPICR register was read after finish, CRC16 of transmission data can read.
(5) SPITD(SPI transmisson data register)

SPITD register is register for write transmission data.

| SPITD (0830H) | SPITD Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\underbrace{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | TXD7 | TXD6 | TXD5 | TXD4 | TXD3 | TXD2 | TXD1 | TXD0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| (0831H) | Function | Transmission data register [7:0] |  |  |  |  |  |  |  |
|  | S | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | bit Symbol | TXD15 | TXD14 | TXD13 | TXD12 | TXD11 | TXD10 | TXD9 | TXD8 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Transmission data register [15:8] |  |  |  |  |  |  |  |

Figure 3.11.19 SPITD Register
(a) [TXD15:0](TXD15:0)

This bit is bit for write transmission data. When read, the last written data is read.
The data is overwritten when next data was written with condition of this register does not empty. In this case, please write after checked the status of RFW.
In case SPICT<UNIT16>="1", all bits are valid.
In case SPICT<UNIT16>= "0", lower 7 bits are valid.
(6) SPIRD(SPI receiving data register)

SPIRD register is register for read receiving data.
SPIRD Register

SPIRD
(0832H)
(0833H)

| - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | RXD7 | RXD6 | RXD5 | RXD4 | RXD3 | RXD2 | RXD1 | RXD0 |
| Read/Write | R |  |  |  |  |  |  |  |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Receive data register [7:0] |  |  |  |  |  |  |  |
| $\mathrm{S}^{\square}$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| bit Symbol | RXD15 | RXD14 | RXD13 | RXD12 | RXD11 | RXD10 | RXD9 | RXD8 |
| Read/Write | R |  |  |  |  |  |  |  |
| After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Receive data register [15:8] |  |  |  |  |  |  |  |

Figure 3.11.20 SPIRD Register
(a) $<$ RXD15:0>

SPIRD register is register for reading receiving data. Please read after checked status of RFK.
In case SPICT<UNIT16> = " 1 ", all bits are valid.
In case SPICT<UNIT16> = "0", lower 7 bits are valid.
(7) SPITS (SPI receiving data shift register)

SPITS register change transmission data to serial. This register is used for confirming changing condition when LSI test.

| SPITS Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPITS <br> (0834H) | $\underbrace{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | TSD7 | TSD6 | TSD5 | TSD4 | TSD3 | TSD2 | TSD1 | TSD0 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Transmit data shift register [7:0] |  |  |  |  |  |  |  |
| (0835H) | S | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | bit Symbol | TSD15 | TSD14 | TSD13 | TSD12 | TSD11 | TSD10 | TSD9 | TSD8 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Transmit data shift register [15:8] |  |  |  |  |  |  |  |

Figure 3.11.21 SPITS Register
(a) [TSD15:0](TSD15:0)

This register is register for reading the status of transmission data shift register. In case SPICT<UNIT16>= " 1 ", all bits are valid.
In case SPICT<UNIT16>= "0", lower 8 bits are valid.
(8) SPIRS(SPI receive data shift register)

SPIRS register is register for reading receive data shift register.

| SPIRS <br> (0836H) | SPIRS Register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}^{2}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | RSD7 | RSD6 | RSD5 | RSD4 | RSD3 | RSD2 | RSD1 | RSD0 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Receive data shift register [7:0] |  |  |  |  |  |  |  |
| (0837H) | S | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|  | bit Symbol | RSD15 | RSD14 | RSD13 | RSD12 | RSD11 | RSD10 | RSD9 | RSD8 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | function | Receive data shift register [15:8] |  |  |  |  |  |  |  |

Figure 3.11.22 SPIRS Register
(a) $<$ RSD15:0>

This register is register for reading the status of receives data shift register. In case SPICT<UNIT16>= " 1 ", all bits are valid.
In case SPICT<UNIT16>="0", lower 7 bits are valid.

### 3.11.3 Operation timing

Following examples show operation timing.

- Setting condition 1 :

Transmission in UNIT=8bit, LSB first


Figure 3.11.23 Transmission timing

In above condition, SPIST<RFW> flag is set to " 0 " just after wrote transmission data. When data of SPITD register finish shifting to transmission register (SPITS), SPIST<RFW> is set to " 1 ", it is informed that can write next transmission data, start transmission clock and data from SPCLK pin and SPDO pin at same time with inform.

In this case, SPIIS, SPIIR change and INTSPI interrupt generate by synchronization to rising of SPIST<RFW> flag. When SPIIR register is setting to " 1 ", interrupt is not generated even if SPIST<RFW> was set to " 1 ".

When finish transmission and lose data that must to transmit to SPITD register and SPITS register, transmission data and clock are stopped by setting " 1 " to SPIST<TEND>, and INTSPI interrupt is generated at same time. In this case, if SPIST<TEND> is set to " 1 " at different interrupt source, INTSPI is not generated. Therefore must to clear SPIIS $<$ RFW $>$ to " 0 ".

- Setting condition 2 :

UNIT transmission in UNIT = 8bit, LSB first
SPIRD
Read pulse $\qquad$


SPIST<REND> $\qquad$
SPIIS<RFRIS>


SPIIS<RENDIS>


Figure 3.11.24 UNIT receiving (SPICT<RXUEN>=1)

If set SPICT<RXUEN> to "1" without valid receiving data to SPIRD register (SPIST<RFR>="0"), UNIT receiving is started. When receiving is finished and stored receiving data to SPIRD register, SPIST<RFR> flag is set to " 1 ", and inform that can read receiving data. Just after read SPIRD register, SPIST<RFR> flag is cleared to " 0 " and it start receiving next data automatically.

If be finished UNIT receiving, set SPICT<RXUEN $>$ to " 0 " after confirmed that SPIST<RFR> was set to " 1 ".

- Setting condition 3:

Sequential receiving in UNIT=8 bit, LSB first


Figure 3.11.25 continuous receiving (SPICT<RXWEN>=1)

If set SPICT<RXWEN> to " 1 " without valid receiving data in SPIRD register (SPIST $<$ RFR $>=0$ ), sequential receiving is started. When first receiving is finished and stored receiving data to SPIRD register, SPIST<RFR> flag is set to " 1 ", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to SPIRD and SPIRS registers If finished sequential receiving, set SPICT<RXWEN> to "0" after confirmed that SPIST<REND> was set to " 1 ".

- Setting condition 4 :

Transmission by using micro DMA in UNIT=8bit, LSB first


Figure 3.11.26 Micro DMA transmission (transmission)
If all bits of SPIIE register are " 0 " and SPICT<DMAERFW> is " 1 ", transmission is started by writing transmission data to SPITD register.

If data of SPITD register is shifted to SPITS register and SPIST<RFW> is set to " 1 " and can write next transmission data, INTSPI interrupt (RFW interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.

- Setting condition 5:

Receiving by using micro DMA in UNIT=8bit, LSB first


Figure 3.11.27 Micro DMA transmission (UNIT receiving (SPICT<RFUEN>=1))

If all bits of SPIIE register is " 0 " and SPICT $<$ DMAERFR $>$ is " 1 ", UNIT receiving is started by setting SPICT<RXUEN> to " 1 ". If receiving data is stored to SPIRD register and can read receiving data, INTSPI interrupt (RFR interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.

### 3.11.4 Example

Following is discription of SPIDCC setting method.

## (1) UNIT transmission

This example show case of transmission is executed by following setting, and it is generated INTSPI interrupt by finish transmission.

UNIT: 8bit
LSB first
Baud rate : fsYS/8
Synchronous clock edge: Rising

## Setting expample


$\square$

SPITD
Write pulse


SPCLK output

SPDO output

INTSPI
Interrupt signal


Figure 3.11.28 Example of UNIT transmission
(2) UNIT receiving

This example show case of receiving is executed by following setting, and it is generated INTSPI interrupt by finish receiving.

UNIT: 8bit
LSB first
Baud rate selection : fsys/8
Synchronous clock edge: Rising

## Setting example

| Id | (pkfc),0xf0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| :--- | :--- | :--- |
| Id | (pkcr),0xe0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |



Figure 3.11.29 Example of UNIT receiving

## (3) Sequential transmission

This example show case of transmission is executed by following setting, and it is executed 2byte sequential transmission.

UNIT: 8bit
LSB first
Baud rate selection: f $\mathrm{f}_{\mathrm{SYS}} / 8$
Synchronous clock edge: Rising

## Setting example




Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.11.30 Example of sequential transmission
(4) Sequential receiving

This example show case of receiving is executed by following setting, and it is executed 2byte sequential receiving.

UNIT: 8bit
LSB first
Baud rate selection: f $\mathrm{f}_{\mathrm{SYS}} / 8$
Synchronous clock edge: Rising

| Setting example |  |  |
| :---: | :---: | :---: |
| Id | (pkfc),0xf0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| Id | (pkcr),0xe0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| Idw | (spict),0x0080 | ; Connection pin enable, $\overline{\text { SPCS }}$ pin output "0", set data length to 8bit |
| ldw | (spimd), $0 \times 2 \mathrm{c} 43$ | ; System clock enable, baud rate selection: $\mathrm{f}_{\text {SYS }} / 8$ |
|  |  | ; LSB first, synchronous clock edge setting: set to Rising |
| set | 0x01,(spict) | ; Start sequential receiving |
| loop1: |  | ; Confirm that receiving data register has receiving data of first byte |
| bit | 0,(spist) | ; <RFR>=1? |
| jr z,loop1 |  |  |
| loop2: |  | ; Confirm that receiving data register has receiving data of second byte |
| bit | 2,(spist) | ; <REND>=1 ? |
| jr z,loop2 |  |  |
| res | 0x01,(spict) | ; Sequential receiving disable |
| ld | a,(spird) | ; Read receiving data of first byte |
| loop3: |  | ; Confirm that receiving data of second byte is shifted from receiving data shift register to receiving data register |
| bit | 0,(spist) | ; <RFR>=1? |
| jr | z,loop3 |  |
| ld | w(spird) | ; Read receiving data of second byte |



Figure 3.11.31 Example of sequential receiving
(5) Sequeintial Transmission by using micro DMA

This example show case of sequential transmission of 4byte is executed at using micro DMA by following setting.

UNIT: 8bit
LSB first
Baud rate : $\mathrm{f}_{\text {SYS }} / 8$
Synchronous clock edge: Rising

## Setting example

## Main routine

;-- micro DMA setting --

| ld | (dma0v), 0x2a | ; Set micro DMA0 to INTSPI |
| :---: | :---: | :---: |
| Id | wa,0x0003 | ; Set number of micro DMA transmission to that number -1 (third time) |
| Idc | dmac0,wa |  |
| Id | a,0x08 | ; micro DMA mode setting: source INC mode, 1 byte transfer |
| Idc | dmam0,a |  |
| Id | xwa, $0 \times 806000$ | Set source address |
| Idc | dmas0,xwa |  |
| ld | xwa,0x830 | ; Set source address to SPITD register |
| Idc | dmad0,xwa |  |
| -- SPIC setting -- |  |  |
| Id | (pkfc),0xf0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| Id | (pkcr),0xe0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| Idw | (spict),0x0080 | ; Connection pin enable, $\overline{\text { SPCS }}$ pin output " 0 ", set data length to 8bit |
| Idw | (spimd), $0 \times 2 \mathrm{c} 43$ | ; System clock enable, baud rate selection: $\mathrm{f}_{\text {SYS }} / 8$ |
|  |  | ; LSB first, synchronous clock edge setting: set to Rising |
| ld | (spiie), $0 \times 00$ | ;Set to interrupt disable |
| set | 1,(spict+1) | ; Set micro DMA operation by RFW to enable |
| Id | (intetc01),0x01 | ; Set INTTC0 interrupt level to 1 |
| ei |  | ; Interrupt enable (iff=0) |


| loop1: |  | $;$ Confirm that transmission data register doesn't have no transmission data |
| :--- | :--- | :--- |
| bit | 1,(spist) | $;<$ RFW $>=1 ?$ |
| jr | z,loop1 |  |

Id (spitd),0x3a ; Write Transmission data and Start transmission

Interrupt routine (INTTCO)
loop2:
bit 1, (spist) $;<R F W>=1 ?$
jr z,loop2
bit 3,(spist) ; <TEND> = 1 ?
jr z,loop2
nop
(6) UNIT receiving by using micro DMA

This example show case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit
LSB first
Baud rate : fSYS/8
Synchronous clock edge: Rising

## Setting example

## Main routine

;-- micro DMA setting --

| Id | (dma0v), 0x2a | ; Set micro DMA0 to INTSPI |
| :---: | :---: | :---: |
| Id | wa,0x0003 | ; Set number of micro DMA transmission to that number -1 (third time) |
| Idc | dmac0,wa |  |
| Id | a, $0 \times 00$ | ; micro DMA mode setting: source INC mode, 1 byte transfer |
|  | dmam0,a |  |


| Id | xwa,0x832 | ; Set source address to SPIRD register |
| :--- | :--- | :--- |
| Idc dmas0,xwa |  |  |
| Id xwa,0x807000 | ; Set source address |  |
| Idc dmad0,xwa |  |  |


| ;-- SPIC setting -- |  |  |
| :--- | :--- | :--- |
| Id | (pkfc),0xf0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |
| Id | (pkcr),0xe0 | ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK |

Interrupt routine (INTTCO)

| loop2: |  | $;$ Wait receiving finish case of UNIT receiving |
| :--- | :--- | :--- |
| bit | 0, (spist) | $;<R F R>=1 ?$ |
| jr | z,loop2 |  |
| res | 0,(spict) | ; UNIT receiving disable |
| Id | a,(spird) | Read last receiving data |
| nop |  |  |

### 3.12 Analog/Digital Converter

The TMP92CA25 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 4 -channel analog input.
Figure 3.12 .1 is a block diagram of the AD converter. The 4 -channel analog input pins (AN0 to AN3) are shared with the input only port G so they can be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, in order to reduce power consumption, the system may enter a stand-by mode with some timings even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.


Figure 3.12.1 Block Diagram of AD Converter

### 3.12.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1 and ADMOD2. The four AD conversion data result registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion.

Figure 3.12.2 shows the registers related to the AD converter.


Figure 3.12.2 AD Converter Related Register


AD Mode Control Register 2


Note: As pin AN3 also functions as the $\overline{\text { ADTRG }}$ input pin, do not set [ADCH1:0](ADCH1:0) = " 11 " when using $\overline{\text { ADTRG }}$ with < ADTRGE > set to " 1 ".

Figure 3.12.3 AD Converter Related Register

| AD Conversion Result Register 0 Low |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREGOL$(12 \mathrm{AOH})$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR01 | ADR00 | - | - | ${ }^{-}$ | ${ }^{2}$ | $\bigcirc$ | ADRORF |
|  | Read/Write | R |  | $\bigcirc$ | S | S | ${ }^{2}$ | - | R |
|  | After reset | Undefined |  | $\bigcirc$ | - | - | - | - | 0 |
|  | Function | Stores lower 2 bits of AD conversion result. |  |  |  |  |  |  | AD conversion data storage flag 1: Conversion result stored |


| AD Conversion Result Register 0 High |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADREGOH <br> (12A1H) | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper 8 bits of AD conversion result. |  |  |  |  |  |  |  |


| ADREG1L(12A2H) | AD Conversion Result Register 1 Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR11 | ADR10 |  |  |  |  |  | ADR1RF |
|  | Read/Write | R |  |  |  |  |  |  | R |
|  | After reset | Undefined |  |  |  |  |  |  | 0 |
|  | Function | Stores lower 2 bits of AD conversion result. |  |  |  |  |  |  | AD conversion result flag <br> 1: Conversion result stored |

AD Conversion Result Register 1 High

| $\begin{aligned} & \text { ADREG1H } \\ & (12 \mathrm{~A} 3 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper 8 bits of AD conversion result. |  |  |  |  |  |  |  |



- Bits 5 to 1 are always read as 1 .
- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0 .

Figure 3.12.4 AD Converter Related Registers


| AD Conversion Result Register 2 High |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ADREG2H } \\ & (12 \mathrm{~A} 5 \mathrm{H}) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper 8 bits of AD conversion result. |  |  |  |  |  |  |  |

AD Conversion Result Register 3 Low


AD Conversion Result Register 3 High

| ADREG3H(12A7H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper 8 bits of AD conversion result. |  |  |  |  |  |  |  |



- Bits 5 to 1 are always read as 1 .
- Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0 .

Figure 3.12.5 AD Converter Related Registers

### 3.12.2 Description of Operation

(1) Analog reference voltage

A high level analog reference voltage is applied to the VREFH pin; a low level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.
To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait $3 \mu$ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1 .
(2) Analog input channel selection

The analog input channel selection varies depending on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN $>=0$ )

Setting ADMOD1[ADCH1:0](ADCH1:0) selects one of the input pins AN0 to AN3 as the input channel.

- In analog input channel scan mode (ADMOD0<SCAN> = 1)

Setting ADMOD1[ADCH1:0](ADCH1:0) selects one of the four scan modes.
Table 3.12.1 illustrates analog input channel selection in each operation mode.
On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1[ADCH1:0](ADCH1:0) is initialized to 00 . Thus pin ANO is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Table 3.12.1 Analog Input Channel Selection

| $<$ ADCH1:0> | Channel Fixed <br> <SCAN $>=" 0 "$ | Channel Scan <br> $<$ SCAN $>=" 1 "$ |
| :---: | :---: | :--- |
| 00 | AN0 | AN0 |
| 01 | AN1 | AN0 $\rightarrow$ AN1 |
| 10 | AN2 | AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 |
| 11 | AN3 | AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3 |

(3) Starting AD conversion

To start AD conversion, write a 1 to $\mathrm{ADMOD} 0<\mathrm{ADS}>$ in AD mode control register " 0 " or ADMOD2<ADTRGE> in AD mode control register 2, and input falling edge on $\overline{\text { ADTRG }}$ pin. When AD conversion starts, the AD conversion busy flag $\mathrm{ADMOD} 0<\mathrm{ADBF}>$ will be set to 1 , indicating that AD conversion is in progress.

During AD conversion, a falling edge input on the $\overline{\text { ADTRG }}$ pin will be ignored.
(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, $\mathrm{ADMOD} 0<\mathrm{EOCF}>$ will be set to 1 to indicate that AD conversion has been completed.

1. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1 , ADMOD0<ADBF> is cleared to 0 , and an INTAD interrupt request is generated.
2. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, $\mathrm{ADMOD}<\mathrm{EOCF}>$ is set to 1 , $\mathrm{ADMOD}<\mathrm{ADBF}>$ is cleared to 0 , and an INTAD interrupt request is generated.
3. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF $>$ is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1 . INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.
4. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. $\mathrm{ADMOD} 0<\mathrm{ADBF}>$ is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases 3. and 4.), write a 0 to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and $\mathrm{ADMOD} 0<\mathrm{ADBF}>$ is cleared to 0 .

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0 , IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when $A D$ conversion is still in progress. In repeat conversion modes (e.g., in cases 3. and 4.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases 1. and 2.), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.12 .2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.12.2 Relationship between AD Conversion Modes and Interrupt Requests

| Mode | Interrupt Request | ADMOD0 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Generation | <ITM0> | <REPEAT> | <SCAN> |
| Channel fixed single <br> conversion mode | After completion of <br> conversion | $x$ | 0 | 0 |
| Channel scan single <br> conversion mode | After completion of scan <br> conversion | $x$ | 0 | 1 |
| Channel fixed repeat <br> conversion mode | Every conversion | 0 | 1 | 0 |
| Every fourth conversion | 1 | 1 | 1 |  |
| Channel scan repeat <br> conversion mode | After completion of every <br> scan conversion | $x$ | 1 | 0 |

X: Don't care
(5) AD conversion time

84 states $(8.4 \mu$ at $\mathrm{f} Y \mathrm{SYS}=20 \mathrm{MHz})$ are required for the AD conversion of one channel.
(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion. (ADREG0H/L to ADREG3H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0, AN1, AN2, AN3 and AN4 conversion results are stored in ADREG0H/L, ADREG1H/L, ADREG2H/L and ADREG3H/L respectively.

Table 3.12 .3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.12.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

| $\begin{array}{c}\text { Analog Input Channel } \\ \text { (Port G) }\end{array}$ | AD Conversion Result Register |  |
| :---: | :---: | :---: |
|  | $\begin{array}{c}\text { Conversion Modes } \\ \text { Other than at Right }\end{array}$ | $\begin{array}{c}\text { Channel Fixed Repeat } \\ \text { Conversion Mode } \\ \text { (ADMODO<ITMO = 1>) }\end{array}$ |
|  | ADREGOH/L | ADREGOH/L |
| $\downarrow$ |  |  |
| AN1 | ADREG1H/L | ADREG1H/L |
| $\downarrow$ |  |  |
| AN2 | ADREG2H/L | $\begin{array}{c}\text { ADREG2H/L } \\ \downarrow \\ \text { AN3 }\end{array}$ |
|  | ADREG3H/L | ADREG3H/L |$]$

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the $A D$ conversion result register, the flag is set to 1 . When either of the $A D$ conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0 .

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0 .

## Setting example:

1. Convert the analog input voltage on the AN3 pin and write the result to memory address 2800 H using the $A D$ interrupt (INTAD) processing routine.

Main routine:

|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| INTEOAD | $\leftarrow$ | 1 | 1 | 0 | 0 | - | - | - | - | Enable INTAD and set it to interrupt level 4. |
| ADMOD1 | $\leftarrow$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | Set pin AN3 to be the analog input channel. |
| ADMODO | $\leftarrow$ | X | X | 0 | 0 | 0 | 0 | 0 | 1 | Start conversion in channel fixed single conversion mode. |
| Interrupt routine processing example: |  |  |  |  |  |  |  |  |  |  |

2. This example repeatedly converts the analog input voltages on the three pins ANO, AN1 and AN2, using channel scan repeat conversion mode.
INTEOAD
ADMOD1
A
A
ADMODCllllllll

### 3.13 Watchdog Timer (Runaway detection timer)

The TMP92CA25 contains a watchdog timer of runaway detecting.
The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.
(The level of external $\overline{\text { RESET }}$ pin is not changed.)

### 3.13.1 Configuration

Figure 3.13.1 is a block diagram of the watchdog timer (WDT).


Figure 3.13.1 Block Diagram of Watchdog Timer

Note: Care must be exercised in the overall design of the apparatus since the watchdog timer may fail to function correctly due to external noise, etc.

### 3.13.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD[WDTP1:0](WDTP1:0) has elapsed. The watchdog timer must be cleared to zero in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt, and in this case it is possible to return the CPU to normal operation by means of an anti-malfunction program.
The watchdog timer begins operating immediately on release of the watchdog timer reset.
The watchdog timer is reset and halted in IDLE1 or STOP mode. The watchdog timer counter continues counting during bus release (when $\overline{\text { BUSAK }}$ goes low).

When the device is in IDLE2 mode, the operation of the WDT depends on the WDMOD $<$ I2WDT $>$ setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22 -stage binary counter which uses the clock $\phi\left(2 / \mathrm{f}_{\mathrm{IO}}\right)$ as the input clock. The binary counter can output $2^{15} / \mathrm{fIO}, 2^{17} / \mathrm{fIO}, 2^{19} / \mathrm{fIO}$ and $2^{21} / \mathrm{fIO}$.


Figure 3.13.2 Normal Mode
The runaway detection result can also be connected to the reset pin internally.
In this case, the reset time will be between 22 and 29 system clocks ( 35.2 to $46.4 \mu \mathrm{~s}$ at $\mathrm{fosch}^{=}=40 \mathrm{MHz}$ ) as shown inFigure 3.13.3. After a reset, the $\mathrm{f}_{\mathrm{IO}}$ clock is $\mathrm{f}_{\mathrm{FPH}} / 4$, where $\mathrm{ffPH}^{\mathrm{f}}$ is generated by dividing the high-speed oscillator clock (fOSCH) by sixteen through the clock gear function.


Figure 3.13.3 Reset Mode

### 3.13.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.
(1) Watchdog timer mode register (WDMOD)

1. Setting the detection time for the watchdog timer in [WDTP1:0](WDTP1:0)

This 2 -bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD[WDTP1:0](WDTP1:0) $=00$.
The detection time for WDT is $2^{15} / \mathrm{fo}$ [s]. (The number of system clocks is approximately 65,536 .)
2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE $>$ is initialized to 1, enabling the watchdog timer.
To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1 .
3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.
(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

- Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code $(\mathrm{B} 1 \mathrm{H})$ to the WDCR register.

| WDCR | $\leftarrow$ | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | Write the clear code (4EH). |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| WDMOD | $\leftarrow$ | 0 | - | - | - | 0 | - | - | 0 | Clear WDMOD <WDTE> to 0. |
| WDCR | $\leftarrow$ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | Write the disable code (B1H). |

- Enable control

Set WDMOD<WDTE> to 1.

- Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

$$
\text { WDCR } \quad \leftarrow \begin{array}{lllllllll}
0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & \text { Write the clear code (4EH). }
\end{array}
$$

Note1: If the disable control is used, set the disable code (B1H) to WDCR after writing the clear code (4EH) once.
(Please refer to setting example.)
Note2: If the watchdog timer setting is changed, change setting after setting to disable condition once.


Figure 3.13.4 Watchdog Timer Mode Register

| $\begin{aligned} & \text { WDCR } \\ & (1302 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
| Read -modify -write instruction is prohibited | After reset | - |  |  |  |  |  |  |  |
|  | Function | B1H: WDT disable code 4EH: WDT clear code |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $\longrightarrow$ WDT disable/clear control |  |  |  |
|  |  |  |  |  |  | B1H | Disable code |  |  |
|  |  |  |  |  |  | 4EH | Clear code |  |  |
|  |  |  |  |  |  | Others | Don't care |  |  |

Figure 3.13.5 Watchdog Timer Control Register

### 3.14 Real Time Clock (RTC)

### 3.14.1 Function Description for RTC

1) Clock function (hour, minute, second)
2) Calendar function (month and day, day of the week, and leap year)
3) 24 - or 12 -hour (AM/PM) clock function
4) $+/-30 \mathrm{~s}$ adjustment function (by software)
5) Alarm function (alarm output)
6) Alarm interrupt generate

### 3.14.2 Block Diagram



Figure 3.14.1 RTC Block Diagram

## Note 1: Western calendar year column:

This product uses only the final two digits of the year. Therefore, the year following 99 is 00 years. In use, please take into account the first two digits when handling years in the western calendar.

## Note 2: Leap year:

A leap year is divisible by 4 , but the exception is any leap year which is divisible by 100 ; this is not considered a leap year. However, any year which is divisible by 400, is a leap year. This product does not take into account the above exceptions. Since this product accounts only for leap years divisible by 4 , please adjust the system for any problems.

### 3.14.3 Control Registers

Table 3.14.1 PAGE 0 (Clock function) Registers

| Symbol | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Function | Read/Write |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SECR | 1320H |  | 40 sec | 20 sec | 10 sec | 8 sec | 4 sec | 2 sec | 1 sec | Second column | R/W |
| MINR | 1321H |  | 40 min | 20 min | 10 min | 8 min | 4 min | 2 min | 1 min | Minute column | R/W |
| HOURR | 1322H |  | > | 20 hours/ PM/AM | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour | Hour column | R/W |
| DAYR | 1323H | > |  |  | - |  | W2 | W1 | W0 | Day of the week column | R/W |
| DATER | 1324H |  |  | Day 20 | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 | Day column | R/W |
| MONTHR | 1325H |  |  |  | Oct. | Aug. | Apr. | Feb. | Jan. | Month column | R/W |
| YEARR | 1326H | Year 80 | Year 40 | Year 20 | Year 10 | Year 8 | Year 4 | Year 2 | Year 1 | Year column (Lower two columns) | R/W |
| PAGER | 1327H | Interrupt enable | > | > | Adjustment function | Clock enable | Alarm enable |  | PAGE setting | PAGE register | W, R/W |
| RESTR | 1328H | $1 \mathrm{~Hz}$ <br> enable | 16 Hz enable | Clock reset | Alarm reset |  | Always | rite "0" |  | Reset register | W only |

Note: When reading SECR, MINR, HOURR, DAYR, MONTHR and YEARR of PAGEO, the current state is read.
Table 3.14.2 PAGE 1 (Alarm function) Registers

| Symbol | Address | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Function | Read/Write |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SECR | 1320H |  |  |  |  |  |  |  |  |  | R/W |
| MINR | 1321H |  | 40 min | 20 min | 10 min | 8 min | 4 min | 2 min | 1 min | Minute column | R/W |
| HOURR | 1322H |  | > | 20 hours/ PM/AM | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour | Hour column | R/W |
| DAYR | 1323H |  |  | > |  |  | W2 | W1 | W0 | Day of the week column | R/W |
| DATER | 1324H |  |  | Day 20 | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 | Day column | R/W |
| MONTHR | 1325H |  |  |  |  |  |  |  | 24/12 | 24-hour clock mode | R/W |
| YEARR | 1326H |  |  |  |  |  |  | LEAP1 | LEAPO | Leap-year mode | R/W |
| PAGER | 1327H | Interrupt enable |  |  | Adjustment function | Clock enable | Alarm enable | $\lambda$ | PAGE <br> setting | PAGE register | W, R/W |
| RESTR | 1328H | $1 \mathrm{~Hz}$ <br> enable | 16 Hz <br> enable | Clock reset | Alarm reset |  | Always | rite "0" |  | Reset register | W only |

Note: When reading SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE1, the current state is read.

### 3.14.4 Detailed Explanation of Control Register

RTC is not initialized by system reset.
Therefore, all registers must be initialized at the beginning of the program.
(1) Second column register (for PAGE0 only)

SECR
(1320H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  | SE6 | SE5 | SE4 | SE3 | SE2 | SE1 | SE0 |  |
| Read/Write |  |  | R/W |  |  |  |  |  |  |
| After reset | Undefined |  |  |  |  |  |  |  |  |
| Function | "0" is read. | 40 sec. <br> column | 20 sec. <br> column | 10 sec. <br> column | 8 sec. <br> column | 4 sec. <br> column | 2 sec. <br> column | 1 sec. <br> column |  |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 sec |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 sec |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 sec |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 sec |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 sec |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 sec |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 sec |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 sec |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 sec |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 sec |


| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 sec |


| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 sec |


| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 sec |


| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 sec |


| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59 sec |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: Do not set data other than as shown above.
(2) Minute column register (for PAGE0/1)

MINR
(1321H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - | MI6 | MI5 | MI4 | MI3 | MI2 | MI1 | MIO |
| Read/Write | ${ }^{-}$ | R/W |  |  |  |  |  |  |
| After reset | $\mathrm{S}^{\text {cosen }}$ | Undefined |  |  |  |  |  |  |
| Function | " 0 " is read. | 40 min column | 20 min column | 10 min column | 8 min column | 4 min column | 2 min column | 1 min column |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 min |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 min |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 2 min |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 3 min |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 4 min |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 5 min |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 6 min |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 7 min |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 8 min |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 min |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10 min |


| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 19 min |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 min |


| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 29 min |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 30 min |


| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 39 min |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 40 min |


| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 49 min |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 50 min |


| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 59 min |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: Do not set data other than as shown above.
(3) Hour column register (for PAGE0/1)

1. In 24 -hour clock mode (MONTHR $<\mathrm{MO} 0>=$ " 1 ")

| HOURR(1322H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  |  | HO5 | HO4 | HO3 | HO2 | HO1 | HOO |
|  | Read/Write |  |  | R/W |  |  |  |  |  |
|  | After reset |  |  | Undefined |  |  |  |  |  |
|  | Function | " 0 " is read. |  | 20 hours column | 10 hours column | 8 hours column | 4 hours column | 2 hours column | 1 hour column |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 o'clock |


| 0 | 0 | 1 | 0 | 0 | 0 | 8 o'clock |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock |


| 0 | 1 | 1 | 0 | 0 | 1 | 19 o'clock |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 20 o'clock |


| 1 | 0 | 0 | 0 | 1 | 1 | 23 o'clock |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: Do not set data other than as shown above.
2. In 12 -hour clock mode (MONTHR $<\mathrm{MO} 0>=" 0 "$ )

HOURR (1322H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  |  | HO | HO 4 | HO 3 | HO 2 | HO 1 | HO |  |  |
| Read/Write |  |  |  | $\mathrm{R} / \mathrm{W}$ |  |  |  |  |  |  |
| After reset | "0" is read. | PM/AM | 10 hours <br> column | 8 hours <br> column | 4 hours <br> column | 2 hours <br> column | 1 hour <br> column |  |  |  |
| Function |  |  |  |  |  |  |  |  |  |  |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 o'clock <br> (AM) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 o'clock |


| 0 | 0 | 1 | 0 | 0 | 1 | 9 o'clock |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 o'clock |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 o'clock |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 o'clock <br> (PM) |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 o'clock |

Note: Do not set data other than as shown above.
(4) Day of the week column register (for PAGE0/1)

| $\begin{aligned} & \text { DAYR } \\ & (1323 H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  |  |  |  |  | WE2 | WE1 | WEO |
|  | Read/Write |  |  |  |  |  |  | R/W |  |
|  | After reset |  |  |  |  |  |  | ndefin |  |
|  | Function | " 0 " is read. |  |  |  |  | W2 | W1 | W0 |


| 0 | 0 | 0 | Sunday |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | Monday |
| 0 | 1 | 0 | Tuesday |
| 0 | 1 | 1 | Wednesday |
| 1 | 0 | 0 | Thursday |
| 1 | 0 | 1 | Friday |
| 1 | 1 | 0 | Saturday |

Note: Do not set data other than as shown above.
(5) Day column register (PAGE0/1)

DATER (1324H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol |  | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 |  |  |  |
| Read/Write |  |  |  | R/W |  |  |  |  |  |  |
| After reset | "0" is read. | Day 20 | Day 10 | Day 8 | Day 4 | Day 2 | Day 1 |  |  |  |
| Function |  |  |  |  |  |  |  |  |  |  |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 st day |
| 0 | 0 | 0 | 0 | 1 | 0 | 2nd day |
| 0 | 0 | 0 | 0 | 1 | 1 | 3rd day |
| 0 | 0 | 0 | 1 | 0 | 0 | 4th day |


| 0 | 0 | 1 | 0 | 0 | 1 | 9 th day |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 10 th day |
| 0 | 1 | 0 | 0 | 0 | 1 | 11 th day |


| 0 | 1 | 1 | 0 | 0 | 1 | 19 th day |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | 0 | 20 th day |


| 1 | 0 | 1 | 0 | 0 | 1 | 29 th day |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 0 | 0 | 0 | 0 | 30th day |
| 1 | 1 | 0 | 0 | 0 | 1 | 31 st day |

Note1: Do not set data other than as shown above.
Note2: Do not set for non-existent days (e.g.: 30th Feb).
(6) Month column register (for PAGE0 only)


| 0 | 0 | 0 | 0 | 1 | January |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | February |
| 0 | 0 | 0 | 1 | 1 | March |
| 0 | 0 | 1 | 0 | 0 | April |
| 0 | 0 | 1 | 0 | 1 | May |
| 0 | 0 | 1 | 1 | 0 | June |
| 0 | 0 | 1 | 1 | 1 | July |
| 0 | 1 | 0 | 0 | 0 | August |
| 0 | 1 | 0 | 0 | 1 | September |
| 1 | 0 | 0 | 0 | 0 | October |
| 1 | 0 | 0 | 0 | 1 | November |
| 1 | 0 | 0 | 1 | 0 | December |

Note: Do not set data other than as shown above.
(7) Select 24-hour clock or 12 -hour clock (for PAGE1 only)

(8) Year column register (for PAGE0 only)

YEARR
(1326H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | Undefined |  |  |  |  |  |  |  |
| Function | 80 years | 40 years | 20 years | 10 years | 8 years | 4 years | 2 years | 1 year |


| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00 years |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01 years |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02 years |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03 years |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04 years |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 05 years |


| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 99 years |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Note: Do not set data other than as shown above.
(9) Leap year register (for PAGE1 only)

YEARR (1326H)


| 0 | 0 | Current year is a leap year |
| :---: | :---: | :--- |
| 0 | 1 | Current year is the year <br> following a leap year |
| 1 | 0 | Current year is two years after <br> a leap year |
| 1 | 1 | Current year is three years <br> after a leap year |

(10) Setting PAGE register (for PAGE0/1)


Note: Please keep the setting order below of <ENATMR>, <ENAAML> and <INTENA>. Set different times for Clock/Alarm setting and interrupt setting.
(Example) Clock setting/Alarm setting
Id (pager), Och : Clock, Alarm enable

Id (pager), 8ch : Interrupt enable

| PAGE | 0 | Select Page0 |
| :--- | :--- | :--- |
|  | 1 | Select Page1 |


|  | 0 | Don't care |
| :--- | :--- | :--- |
|  | 1 | Adjust sec. counter. <br> When this bit is set to "1" the sec. counter <br> becomes "0" when the value of the sec. counter <br> is $0-29$. When the value of the sec. counter is <br> $30-59$, the min. counter is carried and sec. <br> counter becomes "0". Output Adjust signal <br> during 1 cycle of $\mathrm{f}_{\text {SYs. After being adjusted }}^{\text {once, Adjust is released automatically. }}$(PAGE0 only) |

(11) Setting reset register (for PAGE0/1)

| $\begin{aligned} & \text { RESTR } \\ & (1328 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | DIS1Hz | DIS16Hz | RSTTMR | RSTALM | - | - | - | - |
|  | Read/Write | W |  |  |  |  |  |  |  |
| Read-modify | After reset | Undefined |  |  |  |  |  |  |  |
| write-instructio n is prohibited. | Function | $1 \mathrm{~Hz}$ <br> 0: Enable <br> 1: Disable | $16 \mathrm{~Hz}$ <br> 0: Enable <br> 1: Disable | 1:Clock reset | 1: Alarm reset | Always write "0" |  |  |  |


| RSTALM | 0 | Unused |
| :--- | :--- | :--- |
|  | 1 | Reset alarm register |


| RSTTMR | 0 | Unused |
| :--- | :--- | :--- |
|  | 1 | Reset counter |


| <DIS1HZ> | <DIS1HZ> | (PAGER) <br> <ENAALM> | Source signal |
| :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | Alarm |
| 0 | 1 | 0 | 1 Hz |
| 1 | 0 | 0 | 16 Hz |
| Others |  |  | Output "0" |

### 3.14.5 Operational description

(1) Reading clock data

1. Using 1 Hz interrupt

1 Hz interrupt and the count up of internal data synchronize. Therefore, data can read correctly if reading data after 1 Hz interrupt occurred.
2. Using two times reading

There is a possibility of incorrect clock data reading when the internal counter carries over. To ensure correct data reading, please read twice, as follows:


Figure 3.14.2 Flowchart of clock data read
(2) Writing clock data

When a carry over occurs during a write operation, the data cannot be written correctly. Please use the following method to ensure data is written correctly.

1. Using 1 Hz interrupt

1 Hz interrupt and the count up of internal data synchronize. Therefore, data can write correctly if writing data after 1 Hz interrupt occurred.
2. Resetting a counter

There are 15 -stage counter inside the RTC, which generate a 1 Hz clock from $32,768 \mathrm{KHz}$. The data is written after reset this counter.

However, if clearing the counter, it is counted up only first writing at half of the setting time, first writing only. Therefore, if setting the clock counter correctly, after clearing the counter, set the 1 Hz -interrupt to enable. And set the time after the first interrupt (occurs at 0.5 Hz ) is occurred.


Figure 3.14.3 Flowchart of data write
2. Disabling the clock

A clock carry over is prohibited when " 0 " is written to PAGER<ENATMR> in order to prevent malfunction caused by the Carry hold circuit. While the clock is prohibited, the Carry hold circuit holds a one sec. carry signal from a divider. When the clock becomes enabled, the carry signal is output to the clock, the time is revised and operation continues. However, the clock is delayed when clock-disabled state continues for one second or more. Note that at this time system power is down while the clock is disabled. . In this case the clock is stopped and clock is delayed.


Figure 3.14.4 Flowchart of Clock disable

### 3.14.6 Explanation of the interrupt signal and alarm signal

The alarm function used by setting the PAGE1 register and outputting either of the following three signals from ALARM pin by writing " 1 " to PAGER<PAGE>. INTRTC outputs a 1 -shot pulse when the falling edge is detected. RTC is not initialized by RESET. Therefore, when the clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).
(1) When the alarm register and the clock correspond, output "0".
(2) 1 Hz Output clock.
(3) 16 Hz Output clock.
(1) When the alarm register and the clock correspond, output " 0 "

When PAGER<ENAALM>= " 1 ", and the value of PAGE0 clock corresponds with PAGE1 alarm register, output " 0 " to ALARM pin and generate INTRTC.

The methods for using the alarm are as follows:
Initialization of alarm is done by writing " 1 " to RESTR<RSTALM>. All alarm settings become Don't care. In this case, the alarm always corresponds with value of the clock, and if PAGER<ENAALM> is " 1 ", INTRTC interrupt request is generated.

Setting alarm min., alarm hour, alarm date and alarm day is done by writing data to the relevant PAGE1 register.

When all setting contents correspond, RTC generates an INTRTC interrupt if PAGER<INTENA><ENAALM> is " 1 ". However, contents which have not been set up (don't care state) are always considered to correspond.

Contents which have already been set up, cannot be returned independently to the Don't care state. In this case, the alarm must be initialized and alarm register reset.

The following is an example program for outputting an alarm from $\overline{\text { ALARM }}$-pin at noon (PM12:00) every day.

| LD | (PAGER), 09H | $;$ | Alarm disable, setting PAGE1 |
| :--- | :--- | :--- | :--- |
| LD | (RESTR), D0H | $;$ | Alarm initialize |
| LD | (DAYR), 01H | $;$ | wo |
| LD | (DATAR), 01 H |  | 1 day |
| LD | (HOURR), 12 H | $;$ | Setting 12 o'clock |
| LD | (MINR), 00H | $;$ | Setting 00 min |
|  |  | $;$ | Set up time $31 \mu \mathrm{~s}$ (Note) |
| LD | (PAGER), 0CH | $;$ | Alarm enable |
| ( LD | (PAGER), 8CH | $;$ | Interrupt enable ) |

When the CPU is operating at high frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30us) for the time register setting to become valid. In the above example, it is necessary to set 31 us of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.
(2) With 1 Hz output clock

RTC outputs a clock of 1 Hz to $\overline{\text { ALARM }}$ pin by setting up PAGER<ENAALM $>=$ " 0 ", RESTR<DIS1HZ $>=" 0 ",<$ DIS16HZ $>=" 1 "$. RTC also generates an INTRC interrupt on the falling edge of the clock.
(3) With 16 Hz output clock

RTC outputs a clock of 16 Hz to $\overline{\text { ALARM }}$ pin by setting up PAGER $<$ ENAALM $>=" 0$ ", RESTR<DIS1HZ>= " 1 ", <DIS16HZ>= " 0 ". RTC also generates INTRC an interrupt on the falling edge of the clock.

### 3.15 LCD Controller

This LSI incorporates two types of liquid crystal display driving circuit for controlling LCDs. One circuit supports an internal RAM LCD driver that can store display data in the LCD driver itself, and the other circuit supports a shift-register type (SR mode) LCD driver that must serially transfer the display data to the LCD driver for each display picture.

It is possible for SR type to use PAN function which is shifted the display without rewriting display data.

1) Shift register type LCD driver control mode (SR mode)

Before setting start register, set the mode of operation, the start address of source data save memory and LCD size to control register.
After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory.

The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD7to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After display data reading from RAM is completed, the LCDC cancels the bus release request and the CPU will re-start. It is possible to read the data from display memory at high-speed by FIFO buffer. And it is possible to transfer from LCD-driver-bus corresponded to the AC-standard of connected LCD driver.

In the TMP92CA25, SRAM and SDRAM burst mode can be used for the display RAM. 10-Kbytes of internal RAM are available for use as display RAM. As internal SRAM access is very fast ( 32 -bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum, enabling LCDC DMA. In addition, it can decrease much power consumption during displaying by using internal SRAM. It is possible to display $320 \times 240$ (QVGA size at max size) using internal SRAM.
2) Internal RAM LCD driver control mode (RAM mode)

Data transmission to the LCD driver is executed CPU command. After setting operation mode to control register, when CPU command is executed the LCDC outputs chip select signal to the LCD driver connected externally by control pin (LCP0 etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU command.

This mode supports random-access-type and sequential-access-type.

### 3.15.1 LCDC features by Mode

The various features and pin operations of are as follows.
Table 3.15.1 LCDC features by Mode (example: using TOSHIBA LCD driver)

| LCD driver |  | Shift Register Type LCD Driver Control Mode | RAM Built-in Type <br> LCD Driver Control <br> Mode |
| :---: | :---: | :---: | :---: |
|  |  | STN |  |
| Display color |  | Monochrome | Depends on LCD driver |
| The number of picture elements which can be handled |  | Monochrome, 4-, 8- and16-level grayscale <br> Row (Common): <br> 64, 120, 128, 160, 200, 240, 320, 480 <br> Column (Segment): <br> 64, 128, 160, 240, 320, 480, 640 | Depends on LCD driver |
| Data bus width (SRAM, SDRAM) |  | 16 bits, 32 bits (Internal RAM) | Depends on CS/WAIT controller (Same as normal memory access) |
| Data bus width (Destination: LCD driver) |  | 4 bits, 8 bits |  |
| Maximum transmission rate (at $\mathrm{f}_{\mathrm{SYS}}=20[\mathrm{MHz}]$ ) |  | 12.5 ns/byte at Internal RAM $25 \mathrm{~ns} / b y t e$ at external SRAM, $50 \mathrm{~ns} / b y t e$ at external SRAM, | - |
| Pan function |  | Available to use | Depends on LCD driver |
|  | LCD data bus LD7 to LD0 | Connect to data bus of LCD driver. <br> - 8-bit LD7 to LD0 <br> - 4-bit LD3 to LD0 | Not used |
|  | D7 to D0 | Not used | Connect to data bus of LCD driver. |
|  | Bus state R/W | Not used | Connect to $\overline{\mathrm{WR}}$ pin of LCD driver. |
|  | Address bus A0 | Not used | Connect to D/I pin of LCD driver for distinction of data or instruction. |
|  | LCP0 | Shift clock 0 for column LCD driver Connect to CP pin of column LCD driver. LD bus data is latched at falling edge of this signal. | Chip enable signal for column LCD driver Connect to $\overline{\mathrm{CE}}$ pin of 1st column LCD driver. |
|  | LLP | Latch pulse output for column and row LCD driver Connect to LP pin of column and row LCD driver. Display data is renewed to output buffer at rising edge of this signal. | Chip enable signal for column LCD driver Connect to $\overline{C E}$ pin of 2nd column LCD driver. |
|  | LFR | Alternating signal for LCD display control. Connect to FR pin of LCD driver. | Chip enable signal for column LCD driver Connect to $\overline{C E}$ pin of 3rd column LCD driver. |
|  | LBCD | Refresh rate signal | Chip enable signal for row LCD driver Connect to $\overline{\mathrm{LE}} \mathrm{pin}$ of row LCD driver. |

### 3.15.2 SFRs

LCDMODEO Register

| $\begin{aligned} & \text { LCDMODEO } \\ & (0840 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | RAMTYPE1 | RAMTYPE0 | SCPW1 | SCPW0 | LMODE | INTMODE | LDO1 | LDO0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Display RAM00: Internal RAM101: External SRAM10: SDRAM11: Internal RAM2 |  | $\begin{aligned} & \text { LD bus transmission } \\ & \text { speed } \\ & \text { oo: Reserved } \\ & 01: 2 \times f_{\text {SYS }} \\ & 10: 4 \times f_{\text {SYS }} \\ & 11: 8 \times f_{\text {SYS }} \end{aligned}$ |  | LCD driver type 0: SR <br> 1: RAM <br> built-in | Interrupt <br> 0: LP <br> 1: BCD | LD bus width control <br> 00: 4bit A_type <br> 01: 4bit B_type <br> 10: 8bit type <br> Others: Reserved |  |

Note: Only "burst 1clk access" SDRAM access is supported

LCD $\mathrm{f}_{\mathrm{FP}}$ Register

| $\begin{aligned} & \text { LCDFFP } \\ & (0282 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Setting bit7 to bit0 for $\mathrm{f}_{\mathrm{FP}}$ |  |  |  |  |  |  |  |

Divide FRM Register

| $\begin{aligned} & \text { LCDDVM } \\ & (0283 H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | FMN7 | FMN6 | FMN5 | FMN4 | FMN3 | FMN2 | FMN1 | FMN0 |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Setting DVM bit7 to bit0 |  |  |  |  |  |  |  |

LCD Size Setting Register

| $\begin{aligned} & \text { LCDSIZE } \\ & (0843 H) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | COM3 | COM2 | COM1 | COM0 | SEG3 | SEG2 | SEG1 | SEG0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | $\begin{aligned} & \text { 0000: Reserved } \\ & \text { 0001: } 64 \\ & 0010: 120 \\ & \text { 0011: } 128 \\ & 0100: 160 \end{aligned}$ | Comm 0101: 0110: 0111: 1000: Other | setting <br> served |  | $\begin{aligned} & \text { 0000: Reser } \\ & \text { 0001: } 64 \\ & 0010: 128 \\ & 0011: 160 \\ & 0100: 240 \end{aligned}$ |  | etting <br> 0 <br> 0 <br> 0 <br> Reserved |  |

LCD Control-0 Register

| $\begin{aligned} & \text { LCDCTLO } \\ & (0844 \mathrm{H}) \end{aligned}$ | $\square$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | $\mathrm{S}^{-}$ | ALLO | FRMON | - | FP9 | MMULCD | FP8 | START |
|  | Read/Write | $\mathrm{S}^{-}$ | R/W |  | R/W | R/W |  |  |  |
|  | After reset | $\xrightarrow{-}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function |  | Column data setting 0 : Normal <br> 1: All display data "0" | Frame divide 0: Stop <br> 1: Operate | Always write "0" | $\mathrm{f}_{\mathrm{FP}}$ setting bit9 | Built-in RAM type LCD driver <br> 0: Sequential access <br> 1: Random access | $\mathrm{f}_{\mathrm{FP}}$ setting bit8 | $\begin{aligned} & \hline \text { LCDC start } \\ & \text { 0: Stop } \\ & \text { 1: Start } \end{aligned}$ |

LCDC Source Clock Counter Register

LCDSCC
(0846H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | SCC7 | SCC6 | SCC5 | SCC4 | SCC3 | SCC2 | SCC1 | SCC0 |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function |  |  |  |  |  |  |  |  |


|  | Start Address Register |  |  | Number of Common Register |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{H} \\ \text { (Bit23 to 16) } \end{gathered}$ | $\begin{gathered} M \\ \text { (Bit15 to 8) } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{L} \\ \text { (Bit7 to } 1 \text { ) } \end{gathered}$ | $\underset{(\mathrm{Bit} 8)}{\mathrm{H}}$ | $\begin{gathered} \mathrm{L} \\ (\text { Bit7 to } 0) \end{gathered}$ | - |
| A area | $\begin{aligned} & \text { LSARAH } \\ & (0852 H) \end{aligned}$ | $\begin{aligned} & \text { LSARAM } \\ & (0851 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & \text { LSARAL } \\ & (0850 H) \end{aligned}$ | $\begin{aligned} & \text { CMNAH } \\ & (0855 \mathrm{H}) \end{aligned}$ | CMNAL (0854H) | - |
| After reset | 40H | OOH | 00H | 00H | 00H |  |
| B area | $\begin{aligned} & \hline \text { LSARBH } \\ & (0858 \mathrm{H}) \end{aligned}$ | $\begin{gathered} \hline \text { LSARBM } \\ (0857 \mathrm{H}) \end{gathered}$ | $\begin{aligned} & \text { LSARBL } \\ & (0856 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & \hline \text { CMNBH } \\ & \text { (085BH) } \end{aligned}$ | $\begin{aligned} & \hline \text { CMNBL } \\ & \text { (085AH) } \end{aligned}$ | - |
| After reset | 40H | 00H | 00H | 00H | 00H |  |
| C area | $\begin{aligned} & \hline \text { LSARCH } \\ & (085 E H) \end{aligned}$ | $\begin{aligned} & \hline \text { LSARCM } \\ & \text { (085DH) } \end{aligned}$ | LSARCL (085CH) | - | - | - |
| After reset | 40 H | OOH | 00H |  |  |  |

Note: All registers can read-modify-write.

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read/Write | Depends on external LCD driver specification. |  |  |  |  |  |  |  |
| After reset | Depends on external LCD driver specification. |  |  |  |  |  |  |  |
| Function | Depends on external LCD driver specification. |  |  |  |  |  |  |  |


| Address | Function | Chip Enable <br> Pin |
| :---: | :---: | :---: |
| 3C0000H to <br> 3CFFFFH | Built-in RAM LCD Driver1 | LCP0 |
| 3D0000H to <br> 3DFFFFH | Built-in RAM LCD Driver2 | LLP |
| 3E0000H to <br> 3EFFFFH | Built-in RAM LCD Driver3 | LFR |
| 3F0000H to <br> 3FFFFFFH | Built-in RAM LCD Driver4 | LBCD |

### 3.15.3 Shift Register Type LCD Driver Control Mode (SR mode)

### 3.15.3.1 Description of Operation

Set the mode of operation, start address of display memory, grayscale level and LCD size to control registers before setting start register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. After data reading from source data is completed, the LCDC cancels the bus release request and the CPU will restart. The LCDC then transmits LCD size data to the external LCD driver through the LD bus (special data bus only for LCD driver). At this time, the control signals (LCP0 etc.) connected to the LCD driver output the specified waveform which is synchronized with the data transmission.

The LCD controller generates control signals (LFR, LBCD, LLP etc.) from base clock LCDSCC. LCDSCC is the clock generator for the LCD controller, which is generated by system clock fSYs.

This LSI has a special clock generator for the LCDC. Details of LCD frame refresh rate can be set using this special generator. This generator is made from an 8-bit counter and $1 / 16$ speed clock from the system clock.

Note 1: During display data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance.

Note 2: This LSI has a 16-Kbyte SRAM, this internal RAM is available for use as display RAM. Internal RAM access is very fast (32-bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum. It can also be used 16bits access mode if using internal RAM. This mode is for internal RAM to use as display RAM effectively.

When using display RAM as SDRAM, set SDRAM size by SDACR2 register of SDRAMC.

Data output width is selectable between 4 bits or 8 bits, and data output sequence selectable between 2 modes.

SR type LCD control setting is described below.

### 3.15.3.2 Memory Space (Common spec. SR mode and TFT mode)

The LCDC can display an LCD panel image which is divided horizontally into 3 parts; upper, middle and lower. Each area is called A area, B area and C area with the characteristics shown below.

The Start/End address of each area in the physical memory space can be defined in the LCD start/end address registers. C area can be defined only in start address.

A and B areas can be displayed by program and set to enable or not in Start Address register and Row Number register. When the Row Number registers of A and B areas are set to $0, \mathrm{C}$ area takes over all panel space.

When the size of A or B area is greater than the LCD panel, the area of the panel is all C area because the displaying priority is $\mathrm{A}>\mathrm{B}>\mathrm{C}$. If the A area is set to enable while the panel area is defined as all C area ( A and B areas are disabled), C area is shifted below the LCD panel and A area is inserted from the top of the LCD panel. Similarly if the B area is set to enable while the panel area is defined as all C area, B area is inserted from the bottom of the C area overlapping.


Figure 3.15.1 Memory Mapping from Physical Memory to LCD Panel

### 3.15.3.3 Display Memory Mapping and Panning Function (Common spec. SR mode and TFT mode)

The LCDC can only change the panel window if you change each start address of A, B and C areas. The display area can be panned vertically and horizontally by changing the row address and column address. This LCDC can select many display modes: 1 bpp (monochrome), 2 bpp ( 4 grayscales), 3 bpp ( 8 grayscales), 4 bpp ( 16 grayscales), 8 bpp ( 256 colors) and 12 bpp ( 4096 colors) and 1 -line (row). Data volume is different for each display mode. When using the panning function, care must be exercised in calculating the address for each display mode. For details, refer to Figure 3.15.2, "Relation of memory map image and output data". This LCDC can also support external SDRAM, SRAM and internal SRAM for display RAM.

When using SDRAM for display RAM, data from one line to the next line cannot be input continuously in display RAM, even if the panning function is not used. One row address of display SDRAM corresponds to the first line of the display panel. Second line display data cannot now be set within the first row address of the display RAM even if the necessary data for the size you want to display does not fill the capacity of first row address of the display SDRAM. Adding one line to the display panel is equal to adding one address to the row address of the display SDRAM. In other words, when using SDRAM for display RAM, address calculation for panning is simple.

When using SRAM for display RAM, data from one line to the next line must be input continuously to the display RAM. However, address calculation for panning is complex and horizontal panning function is not supported.

And when setting segment $=240$ and select internal RAM, the limitation is added under below.


The last 16bits data in 8th access is thrown away. If using all data effectively, set internal SRAM2 mode (16bit access mode). And it is possible to allocate data tightly.

### 3.15.3.4 Data Transmission

This LSI has an LD bus (LD7 to LD0): a special data bus for LCD driver. Bus width of 4-bits_Atype, 4-bits_B-type or 8-bits type can be supported. Relation between memory mapping and Output data is shown to Figure 3.15.2.

- Monochrome: 1 bpp (bit per pixel)

Display memory image


| LD bus output sequence |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4-bit width A type |  |  |  |  |  |  |  |  | 4-bit width B type |  |  |  |  |  |  |  |  | 8-bit width type |  |  |  |  |
| LDO | 0 | $\rightarrow$ | 4 | $\rightarrow$ | 8 | $\rightarrow$ | 12 | ... | LD0 | 4 | $\rightarrow$ | 0 | $\rightarrow$ | 12 | $\rightarrow$ | 8 | ... | LDO | 0 | $\rightarrow$ | 8 | ... |
| LD1 | 1 | $\rightarrow$ | 5 | $\rightarrow$ | 9 | $\rightarrow$ | 13 | ... | LD1 | 5 | $\rightarrow$ | 1 | $\rightarrow$ | 13 | $\rightarrow$ | 9 | $\cdots$ | LD1 | 1 | $\rightarrow$ | 9 | $\ldots$ |
| LD2 | 2 | $\rightarrow$ | 6 | $\rightarrow$ | 10 | $\rightarrow$ | 14 | ... | LD2 | 6 | $\rightarrow$ | 2 | $\rightarrow$ | 14 | $\rightarrow$ | 10 | ... | LD2 | 2 | $\rightarrow$ | 10 | ... |
| LD3 | 3 | $\rightarrow$ | 7 | $\rightarrow$ | 11 | $\rightarrow$ | 15 |  | LD3 | 7 | $\rightarrow$ | 3 | $\rightarrow$ | 15 | $\rightarrow$ | 11 | ... | LD3 | 3 | $\rightarrow$ | 11 | ... |
| LD4 | Not | use |  |  |  |  |  |  | LD4 |  | ot us |  |  |  |  |  |  | LD4 | 4 | $\rightarrow$ | 12 | ... |
| LD5 | Not | use |  |  |  |  |  |  | LD5 |  | ot us |  |  |  |  |  |  | LD5 | 5 | $\rightarrow$ | 13 | ... |
| LD6 |  | use |  |  |  |  |  |  | LD6 |  | ot us |  |  |  |  |  |  | LD6 | 6 | $\rightarrow$ | 14 | ... |
| LD7 | Not | use |  |  |  |  |  |  | LD7 |  | ot us |  |  |  |  |  |  | LD7 | 7 | $\rightarrow$ | 15 | ... |

Figure 3.15.2 Relation of Memory Map Image and Output Data

### 3.15.3.5 Refresh Rate Setting

Frame cycle (refresh rate) is generated from setting of LSCC (LCDSCC[SCC7:0](SCC7:0)) and FP [9:0] (LCDCTL0<FP9, 8>, LCDFFP[FP7:0](FP7:0)). The LBCD terminal outputs one pulse every cycle and the LFR normally outputs an inverted signal every cycle. But when the DIVIDE FRAME function is used, the LFR signal changes to a special signal for high quality display.
(1) Basic clock setting

This LSI has a special clock generator for basic source clock used in the LCD controller. This generator can set details of the refresh rate for the LCDC.

This generator is made by dividing the system clock by 16 and an 8 -bit counter. The following shows the method of setting and calculation.

```
f
FP: FP [9:0] setting value of FFP register
SCC: <SCC7:0> setting value of LSCC register
    fBCD [Hz]= fSYS [Hz]/((SCC+1) \times 16 \times FP)
```

Example:
$\mathrm{f}_{\mathrm{SYS}}[\mathrm{Hz}]=20 \mathrm{MHz}, 240 \mathrm{COM}(\mathrm{FP}=240)$, target refresh rate $=70 \mathrm{~Hz}$
$70[\mathrm{~Hz}]=20000000[\mathrm{~Hz}] /((\mathrm{SCC}+1) \times 16 \times 240)$
$(S C C+1)=20000000 /(70 \times 16 \times 240)=74.4$
Value of setting to register is only integer, $\mathrm{SCC}=73$. The floating value is disregarded.
In this case, the refresh rate comes to $70.3[\mathrm{~Hz}]$

LCDC Source Clock Counter Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | SCC7 | SCC6 | SCC5 | SCC4 | SCC3 | SCC2 | SCC1 | SCC0 |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | LCDC Source Clock Counter bit7 to bit0 |  |  |  |  |  |  |  |

* Data should be written from 1-hex to FFFF-hex in the above register. It cancannot operate if set to "0".
* If the refresh rate is set too fast, it may not be in time with the display data. $t_{\mathrm{LP}}$ time is determined by SCC.
$t_{L P}[s]=\left(1 / \mathrm{f}_{\mathrm{SYS}}[\mathrm{Hz}]\right) \times 16 \times(\mathrm{SCC}+1)$
$t_{\text {LP }}$ is shown in 1-line (ROW) display time. 1-line data transmission must be completed during tLP cycle time. AboutRefer to "Data transmission and bus occupation" for details of data transmission time.
(2) Refresh rate adjust function (Correct function)

In this function, the LBCD frequency: refresh rate is generated by setting LCDSCC[SCC7:0](SCC7:0) and FP [9:0] register. The FFP value is normally set at the same value as the ROW number, but this value can be used for correction of BCD frequency: refresh rate.

This function always uses a value greater than the ROW number, set to slower frequency. The LCDC cannot operate correctly if a value smaller than the ROW number is set.

The following is an example of settings:

## Example:

$$
\begin{aligned}
& \text { fSYs }[\mathrm{Hz}]=20 \mathrm{MHz}, 240 \mathrm{COM}(\mathrm{FP}=240), \text {, Target refresh rate }=70 \mathrm{~Hz} \\
& 140[\mathrm{~Hz}]=20000000[\mathrm{~Hz}]((\mathrm{SCC}+1) \times 16 \times 240) \\
& (\mathrm{SCC}+1)=20000000 /(70 \times 16 \times 240)=74.4
\end{aligned}
$$

Value of setting to register is only integer, SCC $=73$. The floating value is disregarded.
In this case, refresh rate comes to $70.3[\mathrm{~Hz}]$
$\left.\mathrm{f}_{\mathrm{BCD}}[\mathrm{Hz}]=\mathrm{f}_{\mathrm{SYS}}[\mathrm{Hz}] /(\mathrm{SCC}+1) \times 16 \times \mathrm{FP}\right)$

FP value is adjusted to set $\mathrm{SCC}=73$ in above equation again.

$$
\begin{aligned}
& 70[\mathrm{~Hz}]=20000000 /(74 \times 16 \times \mathrm{FP}) \\
& \mathrm{FP}=241.3
\end{aligned}
$$

Value of setting to register is only integer, FP $=241$.

In this case, refresh rate comes to $70.0[\mathrm{~Hz}]$

| LCD frp Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LCDFFP } \\ & (0841 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Setting bit7 to bit0 for $\mathrm{f}_{\mathrm{FP}}$ |  |  |  |  |  |  |  |

Reference) We recommend refresh rate values in the region of: Monochrome: $70[\mathrm{~Hz}]$
(3) Divide frame adjust function

The DIVIDE FRAME function allows for adjustments to reduce uneven display in large LCD panels.

When this function is enabled by setting <FRMON> $=1$, the LFR signal alternates between high and low level with each LLP cycle for the LCDDVM register values given below.

When this function is disabled by setting LCDCTL<FRMON> $=0$, the LFR signal alternates between high and low level with each LBCD cycle. This function is not affected by the LBCD timing.

Note: Availability of this function depends on the actual LCD driver or LCD panel used. We recommend checking that register's value when used in the proposed environment.

Divide Frame Register

| $\begin{aligned} & \text { LCDDVM } \\ & (0842 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | FMN7 | FMN6 | FMN5 | FMN4 | FMN3 | FMN2 | FMN1 | FMNO |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Setting DVM bit7 to bit0 |  |  |  |  |  |  |  |

(Reference) In general, prime numbers ( $3,5,7,11,13 \ldots$ ) are best for the value of the LCDDVM register.


Figure 3.15.3 Whole Timing Diagram of SR Mode


Note: There is internal FI/FO_RAM (160bits) for controlling the speed of transfering to LCD driver. If the size of segment is over 160, several bus request is generated at one $t_{\text {LP }}$ interval. (640segment: 5times max)

Figure 3.15.4 Detailed Timing Diagram of SR Mode

Condition: FFP [9:0] setting $=240(C O M)+63$, LCDDVM $<$ FMN7:0> $=0 B H$


Figure 3.15.5 Waveform of LLP, LFR

### 3.15.3.6 LCD Data Transmission Speed and Data Bus Occupation Rate

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD11 to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After data reading from RAM for display is completed, the LCDC cancels the bus release request and the CPU will restart.

During data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance. The occupation rate of the data bus depends on data size, transmission speed (CPU clock speed) and display RAM type used.

| Display RAM | Bus Width | Valid Data Reading Time <br> (fsYS Clock/Byte) | Valid Data Reading Time <br> t $_{\text {LRD }}$ (ns/Byte) <br> at fSYS $=20 \mathrm{MHz}$ |
| :---: | :---: | :---: | :---: |
|  | 16 bits | $2 / 2$ | 50 |
|  | 32 bits | $2 / 4$ | 25 |
| Internal RAM | 32 bits | $1 / 4$ | 12.5 |
| External SDRAM | 16 bits | $* 1 / 2$ | $* 25$ |

Note: When using SDRAM for display RAM, overhead time (+ 8 clocks) is required for every 1 row data reading.
tsTOP refers to the CPU stoppage time during transmission of 1 row data. tSTOP is calculated by the equation below for each display mode.

$$
\text { tsTOP }=(\text { SegNum } / 8) \times \text { tLRD }^{\text {LR }}
$$

SegNum : Number of segment
When SDRAM is used, more overhead time is required.

$$
\text { tsTOP }=(\text { SegNum } / 8) \times \text { tLRD }^{\text {LR }}+((1 / \mathrm{fSYS}) \times 8)
$$

Data bus occupation rate equals the percentage of tSTOP time in tLP time.

Data bus occupation rate $=\mathrm{t}_{\mathrm{STOP}} / \mathrm{t}_{\mathrm{LP}}$
Note: For $t_{\text {LP }}$ time, refer to "refresh rate setting".

### 3.15.3.7 Timing Diagram of LD Bus

The TMP92CA25 can select to display RAM for external SRAM: Available to set WAIT, internal SRAM of 10Kbyte and external SRAM: 64, 128, 256 and 512 Mbits.

As a 160 -bit FIFO buffer is built into this LCDC, the LD bus speed can be controlled.

The speed can be selected from 3 kinds of LCP cycle: ( $\mathrm{f}_{\mathrm{SYS}} / 2$, $\mathrm{fSYS}_{\mathrm{S}} / 4$, and $\mathrm{fSYS} / 8$ )
LD bus data: LD7 to LD0 is out at rising edge of LCP, LCD driver receives at falling edge of LCP.

Note: If the LCP cycle is too slow it may not transfer correctly.


Figure 3.15.6 Selection of LCP Cycle

If LCP cycle is not set at a suitable speed with respect to the refresh rate, LD bus data will not transfer correctly. tLP time is shown in the equation below.

$$
\mathrm{t} \mathrm{LP}[\mathrm{~s}]=(1 / \mathrm{f} \mathrm{SYS}[\mathrm{~Hz}]) \times 16 \times(\mathrm{SCC}+1)
$$

Data transmission must finish in tLP time. Set SCC clock and LCP0 speed to be less than tLP time. For setting of SCC, refer to "basic clock setting" of "refresh rate setting".
3.15.3.8 Example of SR mode LCD driver connection

T6C13B


Note: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.15.7 Interface Example for Shift Register Type LCD Driver

### 3.15.3.9 Program Example (4 K colors STN)

```
; LCDC condition
; Panel \(=320\) seg \(\times 240\) com,\(\quad f_{B C D}=70 H z\left(\right.\) at \(\left.f_{S Y S}=20 M H z\right)\)
; LD bus = 8bit, 4clock Display memory = Internal RAM(2000H-)
; ********PORT settings *********
    Id (pkfc),0x0f ; PK0-3: LCPO, LLP, LFR, LBCD
    Idw (plcr),0xffff ; PL0-7: LD0-7
\begin{tabular}{|c|c|c|}
\hline Id & xix,0x00002000 & ; Internal RAM start address \\
\hline Id & (lsarcl), xix & Only C-area \\
\hline Id & (Icdmode0),0x22 & ; Display memory = Internal RAM, SCP = 4clock, 8bit bus \\
\hline Id & (Icdffp),240 & ; \\
\hline Id & (Icdsize),0x65 & 240 com \(\times 320\) seg \\
\hline Id & (lcdctl0),0x00 & , \\
\hline Id & (Icdscc), 74 & ; \(\mathrm{SCC}=\mathrm{f}_{\text {SYS }} /\left(\mathrm{f}_{\mathrm{BCD}} \times 16 \times \mathrm{FP}\right)\) \\
\hline & & ; \(\quad=20 \mathrm{MHz} /(70 \times 16 \times 240)=74.4\) \\
\hline set & 0,(lcdctl0) & ; Start LCDC display \\
\hline
\end{tabular}
```


### 3.15.4 Built-in RAM Type LCD driver Mode

### 3.15.4.1 Description of Operation

Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode of to the control register, when a CPU transmits instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCPO...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction. There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

### 3.15.4.2 Random Access Type

This corresponds to address direct writing type LCD driver when <MMULCD> = " 1 ". The transmission address can also assign the memory area $3 \mathrm{C} 0000 \mathrm{H}-3 \mathrm{FFFFF}$, the four areas each being 64 Kbytes.
Interface and access timing are the same as for normal memory. Refer to the memory access timing section.

Table 3.15.2 Random Access Type Built-in RAM Type LCD driver

| Address | Function | Chip Enable Terminal |
| :---: | :---: | :---: |
| 3COOOOH to <br> 3CFFFFH | Built-in RAM LCD driver 1 | LCPO |
| 3DOOOOH to <br> 3DFFFFH | Built-in RAM LCD driver 2 | LLP |
| 3EOOOOH to <br> 3EFFFFH | Built-in RAM LCD driver 3 | LFR |
| 3FOOOOH to <br> 3FFFFFH | Built-in RAM LCD driver 4 | LBCD |

### 3.15.4.3 Sequential Access Type

Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode to the control register, when a CPU transmit instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCP0...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction . There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

This corresponds to a LCD driver which has each 1 byte of instruction register and display data register in LCD driver when <MMULCD> = "0". Please select the transmission address at this time from 1 FE 0 H to 1 FE 7 H .

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Read/Write | Depends on external LCDD specification |  |  |  |  |  |  |  |
| After reset | Depends on external LCDD specification |  |  |  |  |  |  |  |
| Function | Depends on external LCDD specification |  |  |  |  |  |  |  |



Note 1: This waveform is in the case of 3-state access.
Note 2: Rising timing of chip enable signal (e.g LCPO) is different.

Figure 3.15.8 Example of Access Timing for Built-in RAM Type LCD Driver (Wait $=0$ )
3.15.4.4 Example of Built-in RAM LCD driver connection


Note: Other circuit is required for power supply for LCD driver display.

Figure 3.15.9 Interface Example for Built-in RAM and Sequential Access Type LCD Driver

### 3.15.4.5 Program Example

- Setting example: when using 80 segments $\times 65$ commons LCD driver.

Assign external column driver to LCDC1 and row driver to LCDC4.
This example uses LD instruction in setting of instruction and micro DMA burst function for soft start in setting of display data.

When storing 650-byte transfer data to LCD driver.

| $; * * * * * * * * S e t t i n g ~ f o r ~ L C D C * * * * * * * * * ~$ |  |  |
| ---: | :--- | :--- | :--- |
| Id | (Icdmode0), 00h | $;$ Select RAM mode |
| Id | (Icdctl0), 00h | $;$ MMULCD $=0$ (Sequential access mode) |

; ********Setting for mode of LCDCO/LCDR0*********
$\begin{array}{llll}\text { Id } & \text { (Icdc1I), } x x & \text {; Setting instruction for LCDC1 } \\ \text { Id } & \text { (Icdc4I), } x x & \text { Setting instruction for LCDC4 }\end{array}$
; *********Setting for micro DMA and INTTC (ch0)**********

| Id | a, 08h | $;$ Source address INC mode |
| :--- | :--- | :--- |
| Idc | dmam0, a | $;$ |
| Id | wa, 650 | $;$ Count $=650$ |
| ldc | dmac0, wa | $;$ |
| ld | xwa, 002000h | $;$ Source address $=002000 \mathrm{H}$ |
| Idc | dmas0, xwa | $;$ |
| Id | xwa, 1fe1h | $;$ Destination address = 1FE1H (LCDCOH) |
| Idc | dmad0, xwa | $;$ |
| ld | (intetc01), 06H | $;$ INTTC0 level $=6$ |
| ei | 6 | $;$ |
| ld | (dmab), 01h | $;$ Burst mode |
| Id | (dmar), 01h | $;$ Soft start |

### 3.16 Melody/Alarm Generator (MLD)

The TMP92CA25 contains a melody function and alarm function, both of which are output from the MLDALM pin. Five kinds of fixed cycle interrupt are generated using a 15-bit counter for use as the alarm generator.

The features are as follows.

1) Melody generator

The Melody function generates signals of any frequency ( 4 Hz to 5461 Hz ) based on a low-speed clock ( 32.768 kHz ), and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loudspeaker.
2) Alarm generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency ( 4096 Hz ) determined by the low-speed clock ( 32.768 kHz ). This waveform can be inverted by setting a value to a register.

The alarm tone can easily be heard by connecting an external loudspeaker.
Five kinds of fixed cycle interrupts are generated ( $1 \mathrm{~Hz}, 2 \mathrm{~Hz}, 64 \mathrm{~Hz}, 512 \mathrm{~Hz}$, and 8192 Hz ) by using a counter which is used for the alarm generator.

This section is constituted as follows.
3.16.1 Block Diagram
3.16.2 Control Registers
3.16.3 Operational description
3.16.3.1 Melody Generator
3.16.3.2 Alarm Generator

### 3.16.1 Block Diagram



Figure 3.16.1 MLD Block Diagram

### 3.16.2 Control Registers

| ALM Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ALM } \\ & (1330 H) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | AL8 | AL7 | AL6 | AL5 | AL4 | AL3 | AL2 | AL1 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function | Setting alarm pattern |  |  |  |  |  |  |  |

MELALMC Register

MELALMC
(1331H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | FC1 | FC0 | ALMINV | - | - | - | - | MELALM |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Free-run counter control <br> 00: Hold <br> 01: Restart <br> 10: Clear <br> 11: Clear and start | Alarm <br> waveform <br> invert <br> 1: Invert | Output <br> waveform <br> select <br> 0: Alarm <br> 1: Melody |  |  |  |  |  |

Note 1: MELALMC<FC1> is always read " 0 ".
Note 2: When setting MELALMC register except [FC1:0](FC1:0) while the free-run counter is running, [FC1:0](FC1:0) is kept "01".

MELFL Register

MELFL
(1332H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | ML7 | ML6 | ML5 | ML4 | ML3 | ML2 | ML1 | ML0 |
| Read/Write | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| After reset | 0 | 0 | R/W |  |  |  |  |  |
| Function |  |  |  |  |  |  |  |  |



| ALMINT Register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALMINT$(1334 \mathrm{H})$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol |  |  | - | IALM4E | IALM3E | IALM2E | IALM1E | IALMOE |
|  | Read/Write |  |  | R/W |  |  |  |  |  |
|  | After reset |  |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Function |  |  | Always write " 0 " | 1: Interrupt enable for INTALM4 to INTALM0 |  |  |  |  |

### 3.16.3 Operational description

### 3.16.3.1 Melody Generator

The Melody function generates signals of any frequency ( 4 Hz to 5461 Hz ) based on a low-speed clock ( 32.768 kHz ) and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loud speaker.

## (Operation)

MELALMC<MELALM> must first be set as 1 in order to select the melody waveform to be output from MLDALM. The melody output frequency must then be set to 12 -bit registers MELFH and MELFL.

The following are examples of settings and calculations of melody output frequency.
(Formula for calculating melody waveform frequency)

$$
\text { at } \mathrm{fs}=32.768[\mathrm{kHz}]
$$

Melody output waveform
$\mathrm{f}_{\mathrm{MLD}}[\mathrm{Hz}]=32768 /(2 \times \mathrm{N}+4)$
Setting value for melody

$$
N=\left(16384 / f_{M L D}\right)-2
$$

$$
\text { (Note: } \mathrm{N}=1 \text { to } 4095(001 \mathrm{H} \text { to } \mathrm{FFFH}), 0 \text { is not acceptable.) }
$$

(Example program)
When outputting an "A" musical note $(440 \mathrm{~Hz})$

| LD | (MELALMC), $--\times \times \times \times \times 1 \mathrm{~B}$ | $;$ Select melody waveform |
| :--- | :--- | :--- |
| LD | $(\mathrm{MELFL}), 23 \mathrm{H}$ | $; \mathrm{N}=16384 / 440-2=35.2=023 \mathrm{H}$ |
| LD | $(\mathrm{MELFH}), 80 \mathrm{H}$ | $;$ Start to generate waveform |

Reference) Basic musical scale setting table

| Scale | Frequency [Hz] | Register Value: N |
| :---: | :---: | :---: |
| C | 264 | 03 CH |
| D | 297 | 035 H |
| E | 330 | 030 H |
| F | 352 | 02 DH |
| G | 396 | 027 H |
| A | 440 | 023 H |
| B | 495 | 01 FH |
| C | 528 | 01 DH |

### 3.16.3.2 Alarm Generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency of 4096 Hz determined by the low-speed clock ( 32.768 kHz ). This waveform is reversible by setting a value to a register.

The alarm tone can easily be heard by connecting an external loud speaker .
Five kinds of fixed cycle (interrupts can be generated $1 \mathrm{~Hz}, 2 \mathrm{~Hz}, 64 \mathrm{~Hz}, 512 \mathrm{~Hz}, 8$ 192 Hz ) by using a counter which is used for the alarm generator.
(Operation)
MELALMC<MELALM> must first be set as 0 in order to select the alarm waveform to be output from MLDALMC. The " 10 " must be set on the MELALMC $<$ FC1:0> register, and clear internal counter.

Finally the alarm pattern must then be set on the 8-bit register of ALM. If it is inverted output-data, set <ALMINV> as invert.

The following are examples of program, setting value of alarm pattern and waveform of each setting value.
(Setting value of alarm pattern)

| Setting Value for ALM Register | Alarm Waveform |
| :---: | :---: |
| 00 H | Write "0" |
| 01 H | AL1 pattern |
| 02 H | AL2 pattern |
| 04 H | AL3 pattern |
| 08 H | AL4 pattern |
| 10 H | AL5 pattern |
| 20 H | AL6 pattern |
| 40 H | AL7 pattern |
| 80 H | AL8 pattern |
| Others | Undefined |
|  | (Do not set) |

(Example program) When outputting AL2 pattern ( $31.25 \mathrm{~ms} / 8$ times $/ 1 \mathrm{~s}$ )

| LD | (MELALMC), COH | $;$ Set output alarm waveform |
| ---: | :--- | :--- |
|  |  | $;$ Free-run counter start |
| LD | (ALM), 02 H | Set AL2 pattern, start |

Example: Waveform of alarm pattern for each setting value (Not inverted)


### 3.17 SDRAM Controller (SDRAMC)

The TMP92CA25 includes an SDRAM controller which supports SDRAM access by CPU/LCDC.
The features are as follows.
(1) Support SDRAM

| Data rate type: | Only SDR (Single data rate) type |
| :--- | :--- |
| Bulk of memory: | $16 / 64 / 128 / 256 / 512$ Mbits |
| Number of banks: | $2 / 4$ banks |
| Width of data bus: | 16 |
| Read burst length: | 1 word/full page |
| Write mode: | Single/burst |

(2) Initialize function

All banks precharge command
8 times auto refresh command
Set the mode register command
(3) Access mode

|  | CPU Access | LCDC Access |
| :--- | :---: | :---: |
| Read burst length | 1 word/full page selectable | Full page |
| Addressing mode | Sequential | Sequential |
| CAS latency (clock) | 2 | 2 |
| Write mode | Single/burst selectable | - |

(4) Access cycle
CPU Access (Read/write)

| Read cycle: | 1 word- 4 states/full page -1 state |
| :--- | :--- |
| Write cycle: | Single -3 states/burst - 1 state |
| Access data width: | 1 byte/ 1 word/ 1 long word |

LCDC Burst Access (Read only)

| Read cycle: | full page -1 state |
| :--- | :--- |
| Full page Over head: | 4 states $\left(200 \mathrm{~ns}\right.$ at $\left.\mathrm{f}_{S Y S}=20 \mathrm{MHz}\right)$ |
| Access data width: | 1 word/ 1 long word |

(5) Refresh cycle auto generate

Auto-refresh is generated while another area is being accessed.
Refresh interval is programmable.
Self-refresh is supported

Note 1: Display data for LCDC must be set from the head of each page.
Note 2: Condition of SDRAM's area set by CS1 setting of memory controller.

### 3.17.1 Control Registers

Figure 3.17 .1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

SDRAM Access Control Register 1

SDACR1 (0250H)

|  | 7 | 6 | 5 | 4 | 3 | 21 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - | - | SMRD | SWRC | SBST | SBL1 SBL0 | SMAC |
| Read/Write | R/W |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 1 1 0 | 0 |
| Function | Always write "0" | Always write " 0 " | Mode register set delay time 0: 1 clock 1: 2 clocks | Write recover time 0: 1 clock 1: 2 clocks | Burst stop command <br> 0: Precharge all <br> 1: Burst stop | Selecting burst length <br> (Note 1) <br> 00: Reserved <br> 01: Full-page read, burst write <br> 10: 1-word read, single write <br> 11: Full-page read, single write | SDRAM controller 0: Disable <br> 1: Enable |

Note 1: Issue mode register set command after changing [SBL1:0](SBL1:0). Exercise care in settings when changing from "full-page read" to "1-word read". Please refer to "Limitations arising when using SDRAM".

SDRAM Access Control Register 2

| $\begin{aligned} & \text { SDACR2 } \\ & (0251 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | - | - | ${ }^{2}$ | SBS | SDRS1 | SDRS0 | SMUXW1 | SMUXW0 |
|  | Read/Write |  |  | $\overbrace{}^{-}$ | R/W |  |  |  |  |
|  | After reset | $\mathrm{S}^{\text {c }}$ | $\mathrm{S}^{\text {c }}$ | - | 0 | 0 | 0 | 0 | 0 |
|  | Function |  |  |  | Number of banks <br> 0: 2 banks <br> 1: 4 banks | Selecting ROW address size <br> 00: 2048 rows (11 bits) <br> 01: 4096 rows (12 bits) <br> 10: 8192 rows (13 bits) <br> 11: Reserved |  | Selecting address multiplex type 00: TypeA (A9-) <br> 01: ТуреB (A10-) <br> 10: TypeC (A11-) <br> 11: Reserved |  |

SDRAM Refresh Control Register

SDRCR (0252H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - |  |  | SSAE | SRS2 | SRS1 | SRS0 | SRC |
| Read/Write | R/W |  |  | R/W |  |  |  |  |
| After reset | 0 |  |  | 1 | 0 | 0 | 0 | 0 |
| Function | Always <br> write " 0 " |  |  | SR Auto <br> Exit function <br> 0: Disable <br> 1: Enable | Refresh interva 000: 47 states 001: 78 states 010: 97 states 011: 124 states | $\begin{aligned} & 10 \\ & 10 \\ & 110 \\ & 11 \end{aligned}$ | states <br> states <br> states <br> states | Auto refresh <br> 0: Disable <br> 1: Enable |

SDRAM Command Register

| $\begin{aligned} & \text { SDCMM } \\ & \text { (0253H) } \end{aligned}$ | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol |  |  |  |  | - | SCMM2 | SCMM1 | SCMM0 |
|  | Read/Write |  |  |  |  |  | R/W |  |  |
|  | After reset |  |  |  | $\bigcirc$ |  | 0 | 0 | 0 |
|  | Function |  |  |  |  |  | Command issue <br> (Note 1) (Note 2) <br> 000: Not execute <br> 001: Initialization sequence <br> a. Precharge All command <br> b. Eight Auto Refresh commands <br> c. Mode Register Set command <br> 100: Mode Register Set command <br> 101: Self Refresh Entry command <br> 110: Self Refresh Exit command <br> Others: Reserved |  |  |

Note 1: [SCMM2:0](SCMM2:0) is automatically cleared to "000" after the specified command is issued. Before writing the next command, make sure that [SCMM2:0](SCMM2:0) is "000". In the case of the Self Refresh Entry command, however, [SCMM2:0](SCMM2:0) is not cleared to "000" by execution of this command. Thus, this register can be used as a flag for checking whether or not Self Refresh is being performed.
Note 2: The Self Refresh Exit command can only be specified while Self Refresh is being performed.

Figure 3.17.1 SDRAM Control Registers

### 3.17.2 Operation Description

(1) Memory access control

SDRAM controller is enabled when SDACR1<SMAC> $=1$. And then SDRAM control signals ( $\overline{\text { SDCS }}, \overline{\text { SDRAS }}, \overline{\text { SDCAS }}, \overline{\text { SDWE }}$, SDLLDQM, SDLUDQM, SDCLK and SDCKE) are operating during the time CPU or LCDC accesses CS1 area.

1. Address multiplex function

In the access cycle, outputs row/column address through A0 to A15 pin. And multiplex width is decided by setting SDACR2[SMUXW0:1](SMUXW0:1) of use memory size. The relation between multiplex width and Row/Column address is shown in Table 3.17.1 Address Multiplex.

Table 3.17.1 Address Multiplex

| TMP92CA25 Pin Name | Address of SDRAM Accessing Cycle |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Row Address |  |  | Column Address |  |
|  | $\begin{array}{\|c\|} \hline \text { TypeA } \\ <\text { SMUXW }>\text { "00" } \end{array}$ | $\begin{gathered} \text { TypeB } \\ <\text { SMUXW "01" } \end{gathered}$ | $\begin{gathered} \text { TypeC } \\ <\text { SMUXW "10" } \end{gathered}$ | $\begin{aligned} & \text { 16-Bit Data Bus Width } \\ & \text { B1CSH<BnBUS> = "01" } \end{aligned}$ | $\left\|\begin{array}{c} \text { 32-Bit Data Bus Width } \\ \text { B1CSH<BnBUS> = "10" } \end{array}\right\|$ |
| A0 | A9 | A10 | A11 | A1 | A2 |
| A1 | A10 | A11 | A12 | A2 | A3 |
| A2 | A11 | A12 | A13 | A3 | A4 |
| A3 | A12 | A13 | A14 | A4 | A5 |
| A4 | A13 | A14 | A15 | A5 | A6 |
| A5 | A14 | A15 | A16 | A6 | A7 |
| A6 | A15 | A16 | A17 | A7 | A8 |
| A7 | A16 | A17 | A18 | A8 | A9 |
| A8 | A17 | A18 | A19 | A9 | A10 |
| A9 | A18 | A19 | A20 | A10 | A11 |
| A10 | A19 | A20 | A21 | AP * | AP * |
| A11 | A20 | A21 | A22 | Row address |  |
| A12 | A21 | A22 | A23 |  |  |
| A13 | A22 | A23 | EA24 |  |  |
| A14 | A23 | EA24 | EA25 |  |  |
| A15 | EA24 | EA25 | EA26 |  |  |

* AP: Auto Precharge

Burst length of SDRAM read/write by CPU can be select by setting SDACR1[SBL1:0](SBL1:0). Burst length of accessing by LCDC is fixed to operation contents.

SDRAM access cycle is shown in Figure 3.17.2 and Figure 3.17.3.
SDRAM access cycle number does not depend on the settings of B1CSL register. In the full page burst read cycle, a mode register set cycle and a precharge cycle are automatically inserted at the beginning and end of a cycle.
(2) Instruction executing on SDRAM

The CPU can execute instructions on SDRAM. However, the following functions do not operate.
a) Executing HALT instruction
b) Execute instructions that write to SDCMM register

These operations must be executed by another memory such as the built-in RAM.


Figure 3.17.2 Timing of Burst Read Cycle


Figure 3.17.3 Timing of CPU Write Cycle
(Structure of Data Bus: 16 bits $\times 1$, operand Size: 2 bytes, address: $2 n+0$ )
(3) Refresh control

This LSI supports two refresh commands: auto-refresh and self-refresh.
(a) Auto-refresh

The auto-refresh command is automatically generated at intervals set by $\mathrm{SDRCR}<\mathrm{SRS} 2: 0>$ by setting $\mathrm{SDRCR}<\mathrm{SRC}>$ to " 1 ". The generation interval can be set from between 47 to 312 states ( $2.4 \mu$ s to $15.6 \mu \mathrm{~s}$ at fSYs $=20 \mathrm{MHz}$ ).

CPU operation (instruction fetch and execution) stops while performing the auto-refresh command. The auto-refresh cycle is shown in Figure 3.17.4 and the auto-refresh generation interval is shown in Table 3.17.2. The Auto-Refresh function cannot be used in IDLE1 and STOP modes. In these modes, use the SelfRefresh function to be explained next.
Note: A system reset disables the Auto-Refresh function.


Figure 3.17.4 Timing of Auto-Refresh Cycle

Table 3.17.2 Refresh Cycle Insertion Interval
(Unit: $\mu \mathrm{s}$ )

| SDRCR[SRS2:0](SRS2:0) |  |  | Insertion <br> Interval (State) | $\mathrm{f}_{\text {SYS }}$ Frequency (System clock) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SRS2 | SRS1 | SRS0 |  | 6 MHz | 10 MHz | 12.5 MHz | 15 MHz | 17.5 MHz | 20 MHz |
| 0 | 0 | 0 | 47 | 7.8 | 4.7 | 3.8 | 3.1 | 2.7 | 2.4 |
| 0 | 0 | 1 | 78 | 13.0 | 7.8 | 6.2 | 5.2 | 4.5 | 3.9 |
| 0 | 1 | 0 | 97 | 16.2 | 9.7 | 7.8 | 6.5 | 5.5 | 4.9 |
| 0 | 1 | 1 | 124 | 20.7 | 12.4 | 9.9 | 8.3 | 7.1 | 6.2 |
| 1 | 0 | 0 | 156 | 26.0 | 15.6 | 12.5 | 10.4 | 8.9 | 7.8 |
| 1 | 0 | 1 | 195 | 32.5 | 19.5 | 15.6 | 13.0 | 11.1 | 9.8 |
| 1 | 1 | 0 | 249 | 41.5 | 24.9 | 19.9 | 16.6 | 14.2 | 12.4 |
| 1 | 1 | 1 | 312 | 52.0 | 31.2 | 25.0 | 20.8 | 17.8 | 15.6 |

(b) Self-refresh

The self-refresh ENTRY command is generated by setting SDCMM[SCMM2:0](SCMM2:0) to "101". The self-refresh cycle is shown in Figure 3.17.5. During self-refresh Entry, refresh is performed within the SDRAM (an auto-refresh command is not needed).

Note 1: When standby mode is released by a system reset, the I/O registers are initialized and the Self Refresh state is exited. Note that the Auto Refresh function is also disabled at this time.

Note 2: The SDRAM cannot be accessed while it is in the Self Refresh state.
Note 3: To execute the HALT instruction after the Self Refresh Entry command, insert at least 10 bytes of NOP or other instruction between the instruction to set SDCMM[SCMM2:0](SCMM2:0) to "101" and the HALT instruction.


Figure 3.17.5 Timing of Self-Refresh Cycle

Self-Refresh condition is released by executing Serf-Refresh command. Way to execute Self-Refresh EXIT command is 2 ways: write " 110 " to SDCMM[SCMM2:0](SCMM2:0), or execute EXIT automatically by synchronizing to releasing HALT condition. Both ways, after it executes Auto-Refresh at once just after Self-Refresh EXIT, it executes Auto-Refresh at setting condition. When it became EXIT by writing " 110 " to $<$ SCMM2:0>, $<$ SCMM2:0> is cleared to " 000 ".

EXIT command that synchronize to release HALT condition can be prohibited by setting SDRCR<SSAE> to " 0 ". If don't set to EXIT automatically, set to prohibit. If using condition of SDRAM is satisfied by operation clock frequency (clock gear down, SLOW mode condition and so on) is falling, set to prohibit. Figure 3.17.6 shows execution flow in this case.


Figure 3.17.6 Execution flow example (Execute HALT instruction at low-speed clock).

```
;********Sample program **********
LOOP1:
\begin{tabular}{lll} 
LDB & A, (SDCMM) & \(;\) Check the command register clear \\
ANDB & A, 00000111B & \(;\) \\
J & NZ, LOOP1 & \(;\)
\end{tabular}
LDW (SDRCR),0000010100000011B ; Auto Exit disable }->\mathrm{ Self-refresh Entry
NOP×10 ; Wait for execution of self-refresh entry
LD (SYSCR1), 00001---B ; fs
HALT
NOP ; Self-refresh Exit (Internal signal only)
LD (SYSCR1), 00000---B ; fc
LD (SDCMM), 00000110B ; Self-refresh Exit (command)
LD (SDRCR), 0001---1B ; Auto Exit enable
```


## (4) SDRAM initialize

This LSI can generate the following SDRAM initialize routine after introduction of power supply to SDRAM. The command is shown in Figure 3.17.7.

1. Precharge all command
2. Eight Auto Refresh commands
3. Mode Register set command

The above commands are issued by setting SDCMM[SCMM2:0](SCMM2:0) to "001".
While these commands are issued, the CPU operation (an instruction fetch, command execution) is halted.

Before executing the initialization sequence, appropriate port settings must be made to enable the SDRAM control signals and address signals (A0 to A15).

After the initialization sequence is completed, $S D C M M<S C M M 2: 0>$ is automatically cleared to " 000 ".


Figure 3.17.7 Timing of Initialization command
(5) Connection example

Figure 3.17 .8 shows an example of connections between the TMP92CA25 and SDRAM

Table 3.17.3 Connection with SDRAM

| TMP92CA25 <br> Pin Name | SDRAM Pin Name |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data Bus Width: 16 Bits |  |  |  |  |
|  | 16 M | 64 M | 128 M | 256 M | 512 M |
| A0 | A0 | A0 | A0 | A0 | A0 |
| A1 | A1 | A1 | A1 | A1 | A1 |
| A2 | A2 | A2 | A2 | A2 | A2 |
| A3 | A3 | A3 | A3 | A3 | A3 |
| A4 | A4 | A4 | A4 | A4 | A4 |
| A5 | A5 | A5 | A5 | A5 | A5 |
| A6 | A6 | A6 | A6 | A6 | A6 |
| A7 | A7 | A7 | A7 | A7 | A7 |
| A8 | A8 | A8 | A8 | A8 | A8 |
| A9 | A9 | A9 | A9 | A9 | A9 |
| A10 | A10 | A10 | A10 | A10 | A10 |
| A11 | BS | A11 | A11 | A11 | A11 |
| A12 | - | BS0 | BS0 | A12 | A12 |
| A13 | - | BS1 | BS1 | BS0 | BS0 |
| A14 | - | - | - | BS1 | BS1 |
| A15 | - | - | - | - | - |
| $\overline{\text { SDCS }}$ | CS | CS | CS | CS | CS |
| SDLUDQM | UDQM | UDQM | UDQM | UDQM | UDQM |
| SDLLDQM | LDQM | LDQM | LDQM | LDQM | LDQM |
| $\overline{\text { SDRAS }}$ | RAS | RAS | RAS | RAS | RAS |
| SDCAS | CAS | CAS | CAS | CAS | CAS |
| SDWE | WE | WE | WE | WE | WE |
| SDCKE | CKE | CKE | CKE | CKE | CKE |
| SDCLK | CLK | CLK | CLK | CLK | CLK |
| $\begin{gathered} \text { SDACR } \\ \text { <SMUXW> } \end{gathered}$ | 00: TypeA | 00: <br> TypeA | $\begin{array}{c\|} \hline \text { 01: } \\ \text { TypeB } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { 01: } \\ \text { TypeB } \\ \hline \end{array}$ | $\begin{gathered} 10: \\ \text { TypeС } \end{gathered}$ |

(An): Row address
: Command address pin of SDRAM


Figure 3.17.8 Connection with SDRAM ( 4 M word $\times 16$ bits)

### 3.17.3 Limitations arising when using SDRAM

Take care to note the following points when using SDRAMC.

## 1. WAIT access

When using SDRAM, some limitation is added when accessing memory other than SDRAM. In WAIT-pin input setting of the Memory Controller, if the setting time is inserted as an external WAIT, set a time less than the Auto-Refresh cycle $\times 8190$ (Auto- Refresh function controlled by SDRAM controller).
2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)
When a SDRAM controller command (SR-Entry, Initialize and Mode-set) is issued, several states are required for execution time after the SDCMM register is set.
Therefore, when a HALT instruction is executed after the SDRAM command, please insert a NOP of more than 10 bytes or 10 other instructions before executing the HALT instruction.
3. AR (Auto-Refresh) interval time

When using SDRAM, set the system clock frequency to satisfy the minimum operation frequency for the SDRAM and minimum refresh cycle.
In a system in which SDRAM is used and the clock is geared up and down exercise care in AR cycle for SDRAM.
4. Note when changing access mode

If changing access mode from "full page read" to " 1 word read", execute the following program. This program must not be executed on the SDRAM.

| di | ; Interrupt Disable (Added) |  |
| :--- | :--- | :--- |
| Id | a,(optional external memory <br> address) | ; Dummy read instruction (Added) |
| Id | (sdacr1),00001101b | ; Change to "1-word read" |
| Id | (sdcmm),0x04 | ; Execute MRS (mode register setting) |
| ei |  | ; Interrupt enable (Added) |

### 3.18 NAND-Flash Controller

### 3.18.1 Characteristics

The NAND-Flash controller (NDFC) is provided with dedicated pins for connecting with NAND-Flash memory. The NDFC also has an ECC calculation function for error correction.

Although the NDFC has two channels (channel 0, channel 1), all pins except for Chip Enable are shared between the two channels. These signals are controlled by NDCR<CHSEL>.

Only the operation of channel 0 is explained here.

The NDFC has the following features:

1) Controlled NAND-Flash interface by setting registers.
2) ECC calculating circuits. (for SCL-type)

Note 1: The $\overline{W P}$ (Write Protect) pin of NAND Flash is not supported. If this function is needed, prepare it on an external circuit.

Note 2: The two channels cannot be accessed simultaneously. It is necessary to switch between the two channels.

### 3.18.2 Block Diagram



Figure 3.18.1 NAND-Flash Controller Block Diagram

### 3.18.3 Operation Description

### 3.18.3.1 Accessing NAND-Flash Memory

The NDFC accesses data on NAND Flash memory indirectly through its internal registers. It also contains the ECC calculating circuits. Please see 3.18.3.2 for details of the ECC. This section explains the operations for accessing the NAND Flash.

Basically, set the command in ND0FMCR and then read or write to ND0FDTR. The read cycle for ND0FDTR is completed after the external read cycle for the NAND-Flash is finished. Likewise, the write cycle for ND0FDTR is completed after the external write cycle for the NAND-Flash is finished.

1) Initialize

The initialize sequence is as follows.
(1) ND0FSPR: Set the low pulse width.
(2) ND0FIMR: Set 0x81 if interrupt is required.
(Release interrupt mask)
2) Write

The write sequence is as follows.
(1) ND0FMCR: Set 0x7C for ECC data reset.
(2) Write 512 bytes

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.
ND0FDTR: Set 0x80 for the serial data input command.
ND0FMCR: Set 0x9E for NDALE signal enable and address mode.
ND0FDTR: Write address. Set A [7:0], A [16:9], and A [24:17]. If it is required, set A [25].
ND0FMCR: Set $0 x B C$ for the data mode.
ND0FDTR: Write 512 bytes data.
(3) Read ECC data

ND0FMCR: $\quad$ Set $0 x D C$ for the ECC data read mode.
NDECCRD: Read 6 bytes ECC data.
First data: LPR [7:0]
Second data: LPR [15:8]
Third data: CPR [5:0], 2'b11
Fourth data: LPR [23:16]
Fifth data: LPR [31:24]
Sixth data: CPR [11:6], 2'b11
(4) Write 16 -byte redundant data

ND0FMCR: Set 0x9C for the data mode without ECC calculation.
ND0FDTR: Write 16 -byte redundant data.
D520: LPR [23:16]
D521: LPR [31:24]
D522: CPR [11:6], 2’b11
D525: LPR [7:0]
D526: LPR [15:8]
D527: CPR [5:0], 2'b11
(5) Run page program

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.
ND0FDTR: Set $0 \times 10$ for the page program command.
ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" $\times 10$ )

ND0FSR: Check BUSY flag. If it is 0 , go to the next. If it is 1 , wait until it becomes 0 .
(6) Read status

ND0FMCR: Set 0x1D for NDCLE signal and command mode.
ND0FDTR: Set $0 x 70$ for Status read command.
ND0FMCR: Set 0x1C for NDCLE signal disable.
ND0FDTR: Read the Status data from the NAND-Flash.
(7) Repeat 1 to 6 for all other pages if required.
3) Read

The read sequence is as follows.
(1) ND0FMCR: Set 0x7C for ECC data reset.
(2) Read 512 bytes ND0FMCR: Set 0x1D for NDCLE signal enable and command mode. ND0FDTR: Set 0x00 for the read command.
ND0FMCR: Set 0x1E for NDALE signal enable and address mode.
ND0FDTR: Set A [7:0], A [16:9], and A [24:17]. If it is required, set A [25].
ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" $\times 10$ )

ND0FSR: Check BUSY flag. If it is 0 , go to the next.
If it is 1 , wait until it becomes 0 .
ND0FMCR: Set 0x3C for the data mode with ECC calculation.
ND0FDTR: Read 512-byte data.
ND0FMCR: Set 0x1C for the data mode without ECC calculation.
ND0FDTR: Read 16-byte redundant data.
(3) Read ECC data

ND0FMCR: $\quad$ Set 0x5C for the ECC data read mode.
NDECCRD: Read 6-byte ECC data.
First data: LPR [7:0]
Second data: LPR [15:8]
Third data: CPR [5:0], 2'b11
Fourth data: LPR [23:16]
Fifth data: LPR [31:24]
Sixth data: CPR [11:6], 2'b11
(4) Software routine:

Compare ECC data and redundant data, run the error routine if error is generated.
(5) Read other pages

ND0FMCR: Set 0x1C.
ND0FSR: Check BUSY flag. If it is 0 , go to the next. If it is 1 , wait until it becomes 0 .
4) ID read

The ID read sequence is as follows.
(1) ND0FMCR: Set 0x1D for NDCLE signal enable and command mode.
(2) ND0FDTR: Set 0x90 for the ID Read command.
(3) ND0FMCR: Set 0x1E for NDALE signal enable and the address mode.
(4) ND0FDTR: Set $0 x 00$.
(5) ND0FMCR: Set $0 x 1 \mathrm{C}$ for the data mode without ECC calculation.
(6) ND0FDTR: Read Maker code.
(7) ND0FDTR: Read Device code.

### 3.18.3.2 ECC Control

The NDFC contains the ECC calculating circuits. The circuits are controlled by ND0FMCR. This circuit executes ECC data calculation. However, ECC comparison and error correction is not executed. This must be executed using software.

The calculated ECC data can be read from the NDECCRD register when ND0FMCR is 0 xD 0 (write mode) or 0x50 (read mode). This is 6 -byte data, and six NDECCRD read operations are required. The order of the data is as follows.

$$
\begin{array}{ll}
\text { First data: } & \text { LPR [7:0] } \\
\text { Second data: } & \text { LPR [15:8] } \\
\text { Third data: } & \text { CPR [5:0], 2'b11 } \\
\text { Fourth data: } & \text { LPR [23:16] } \\
\text { Fifth data: } & \text { LPR [31:24] } \\
\text { Sixth data: } & \text { CPR [11:6], 2'b11 }
\end{array}
$$

### 3.18.4 Registers

Table 3.18.1 NAND-Flash Control Registers for Channel 0

| Address | Register | Register Name |
| :--- | :--- | :--- |
| $1 D 00 \mathrm{H}(1 \mathrm{D00H}$ to 1EFFH) | ND0FDTR | NAND-Flash data transfer register |
| $1 \mathrm{CB0H}(1 \mathrm{CB} 0 \mathrm{H}$ to 1CB5H) | ND0ECCRD | NAND-Flash ECC-code read register |
| 1 CC 4 H | ND0FMCR | NAND-Flash mode control register |
| 1 CC 8 H | ND0FSR | NAND-Flash status register |
| 1 CCCH | ND0FISR | NAND-Flash interrupt status register |
| 1 CD 0 H | ND0FIMR | NAND-Flash interrupt mask register |
| 1 CD 4 H | ND0FSPR | NAND-Flash strobe pulse width register |
| 1 CD 8 H | ND0FRSTR | NAND-Flash reset register |

Table 3.18.2 NAND-Flash Control Registers for Channel 1

| Address | Register | Register Name |
| :--- | :--- | :--- |
| 1D00H (1D00H to 1EFFH) | ND1FDTR | NAND-Flash data transfer register |
| 1CB0H (1CB0H to 1CB5H) | ND1ECCRD | NAND-Flash ECC-code read register |
| 1CE4H | ND1FMCR | NAND-Flash mode control register |
| 1CE8H | ND1FSR | NAND-Flash status register |
| 1CECH | ND1FISR | NAND-Flash interrupt status register |
| 1CF0H | ND1FIMR | NAND-Flash interrupt mask register |
| 1CF4H | ND1FSPR | NAND-Flash strobe pulse width register |
| 1CF8H | ND1FRSTR | NAND-Flash reset register |

Table 3.18.3 NAND-Flash Control Registers

| Address | Register | Register Name |
| :--- | :--- | :--- |
| 01 COH | NDCR | NAND-Flash control register |

3.18.4.1 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)


| Bit (s) | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :--- |
| $7: 0$ | DATA | DATA | NAND-Flash data. <br> Read: Read the data that was read from the NAND-Flash. <br> Write: Write data to the NAND-Flash. |

Note 1: This register has a 512-address window from 1D00H to 1EFFH since a NAND-Flash page size is either 256 or 512 bytes.
When the CPU reads from or writes to the NAND-Flash, and if the block transfer instruction ("LDIR" instruction) is used, the following restriction applies to the 900/H1 CPU.
[Restriction for using the block transfer instruction]

1) The source address for "LDIR" instruction should be set to (1F00H - read (or write) byte number)

Example 1) In case of 512-byte read

| Id | bc, 512 | $; 512$ bytes |
| :--- | :--- | :--- |
| Id | xix, 2000H | $;$ dst $=2000 \mathrm{H}$ |
| Id | xiy, 1 D 00 H | $;$ src $=(1 \mathrm{FOOH}-512)=1 \mathrm{D} 00 \mathrm{H}$ |
| Idir | (xix + ), (xiy + $)$ | $;$ Block transfer instruction |

Example 2) In case of 16 -byte read

| Id | bc, 16 | $; 16$ bytes |
| :--- | :--- | :--- |
| Id | xix, 2000H | $; d s t=2000 \mathrm{H}$ |
| Id | xiy, 1EFOH | $;$ src $=(1 F 00 H-16)=1 E F O H$ |
| Idir | $(x i x+),(x i y+)$ | $;$ Block transfer instruction |

Note 2: Both ND0FDTR and ND1FDTR are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.18.2 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)
3.18.4.2 NAND-Flash ECC-code Read Register (NDOECCRD and ND1ECCRD)


| Bit (s) | Mnemonic | Field Name |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| 7:0 | ECC-code | ECC-code | Read calculated ECC data. |  |

Note 1: Both NDOECCRD and ND1ECCRD are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.18.3 NAND-Flash ECC-code Read Register (NDOECCRD and ND1ECCRD)
3.18.4.3 NAND-Flash Mode Control Register (NDOFMCR and ND1FMCR)

| 7 | 6 | 5 | 4 | 3 | 5 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WE | ECC1 | ECC0 | CE | PCNT1 | PCNT0 | ALE | CLE |


| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :---: |
| 7 | WE | Write enable | Write enable (Default: 0) <br> This bit enables the data write operation. When writing the data to the NAND-Flash, set this bit to " 1 ". <br> When writing command or address, this bit need not be set to " 1 ". <br> 0 : Disable write operation <br> 1: Enable write operation |
| 6 5 | ECC1 | ECC control | ECC control (Default: 00) <br> Control the ECC calculating circuits with <CE> (bit4) register. <br> 11 (at<CE> = X): Reset ECC circuits <br> 00 (at<CE> = 1): ECC circuits are disabled. <br> 01 (at<CE> = 1): ECC circuits are enabled. <br> 10 (at<CE> = 1): Read ECC data calculated by NDFC <br> 10 (at<CE> = 0): Read ID data |
| 4 | CE | Chip enable | Chip enable (Default: 0) <br> Enable NAND-Flash access. Set "1" to this bit when accessing the NAND-Flash. <br> 0: Disable ( $\overline{\text { NDCE }}$ is High.) <br> 1: Enable ( $\overline{\text { NDCE }}$ is Low.) |
| 3 | PCNT1 | Power control | Power control (Default: 00) |
| 2 | PCNTO |  | Always write "11" |
| 1 | ALE | Address latch enable | Address latch enable (Default: 0) <br> This bit specifies the value of the NDALE signal. $\begin{array}{\|l} \text { 0: Low } \\ \text { 1: High } \end{array}$ |
| 0 | CLE | Command latch enable | Command latch enable (Default: 0) <br> This bit specifies the value of the NDCLE signal. $\begin{array}{\|l} \text { 0: Low } \\ \text { 1: High } \\ \hline \end{array}$ |

Figure 3.18.4 NAND-Flash Mode Control Register (NDOFMCR and ND1FMCR)
3.18.4.4 NAND-Flash Status Register (NDOFSR and ND1FSR)


| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :--- |
| 7 | BUSY | BUSY | BUSY (Default: Undefined) <br> This bit shows the status of the NAND-Flash. <br> $0:$ Ready <br> $1: ~ B u s y ~$ |
| $6: 0$ | - | - | Reserved |

Note: A noise-filter for some states is built into the NDFC, so when the NDR/B pin changes, a <BUSY> flag is not renewed at the same time. Therefore, insert several delays (e.g., "NOP" instruction $\times 10$ ) using software before starting this flag check.


Figure 3.18.5 NAND-Flash Status Register (ND0FSR and ND1FSR)
3.18.4.5 NAND-Flash Interrupt Status Register (NDOFISR and ND1FISR)

: Type
: Default

| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :---: |
| 7:1 | - | - | Reserved |
| 0 | RDY | Ready | Ready (Default: 0) <br> When NDR/ $\bar{B}$ signal changes from low (BUSY) to High (READY) and NDFIMR<MRDY> is " 1 ", this bit is set to " 1 ". By writing " 1 ", this bit is cleared to 0 . Read: <br> 0 : None <br> 1: Change NDR/ $\bar{B}$ signal from BUSY to READY. <br> Write: <br> 0 : No change <br> 1: Clear to " 0 " |

Figure 3.18.6 NAND-Flash Interrupt Status Register (NDOFISR and ND1FISR)
3.18.4.6 NAND-Flash Interrupt Mask Register (NDOFIMR and ND1FIMR)


| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :--- |
| 7 | INTEN | Interrupt enable | Interrupt enable (Default: 0 ) <br> When <INTEN> and <MRDY> are set " 1 " and NDFISR<RDY> becomes " 1 ", <br> INTNDFC occurs. <br> 0: Disable <br> 1: Enable |
| $6: 1$ | - | - | Reserved |
| 0 | MRDY | Mask RDY <br> interrupt | Mask RDY interrupt (Default: 0 ) <br> This bit masks the NDFISR<RDY>. If <MRDY> is " 1 " and NDR/ $\bar{B}$ signal changes <br> from Low to High, NDFISR<RDY> is set to " " $"$. <br> $0:$ Disable to set NDFISR<RDY> <br> 1: Enable to set NDFISR<RDY> |

Figure 3.18.7 NAND-Flash Interrupt Mask Register (NDOFIMR and ND1FIMR)
3.18.4.7 NAND-Flash Strobe Pulse Width Register (NDOFSPR and ND1FSPR)


| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :--- |
| $7: 4$ | - | - | Reserved |
| 3:0 | SPW | Strobe pulse <br> width | Strobe pulse width (Default: 0000) <br> These bits set the Low pulse width of the $\overline{\text { NDRE and } \overline{\text { NDWE signals. }}}$The Low pulse width is ((value set to SPW) +1 ) $\times$ fSYS clock${ }^{2}$ |

Figure 3.18.8 NAND-Flash Strobe Pulse Width Register (ND0FSPR and ND1FSPR)
3.18.4.8 NAND-Flash Reset Register (ND0FRSTR and ND1FRSTR)


| Bits | Mnemonic | Field Name | Description |
| :---: | :---: | :---: | :--- |
| $7: 1$ | - | - | Reserved |
| 0 | RST | Reset | Reset (Default: 0) <br> By setting this bit, reset the NDFC (except NDCR<CHSEL> register). <br> By reset, this bit is automatically cleared to "0". <br> 0: Don't care <br> $1:$ Reset |

Note: After writing <RST> register, several waits are required (about 10 states) before accessing the NDFC.

Figure 3.18.9 NAND-Flash Reset Register (NDOFRSTR and ND1FRSTR)
3.18.4.9 NAND-Flash Control Register (NDCR)

NDCR
(01COH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | CHSEL |  |  |  |  |  |  |  |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 0 |  |  |  |  |  |  |  |
| Function | 0: Channel 0 <br> 1: Channel 1 |  |  |  |  |  |  |  |

3.18.5 Timing Diagrams
3.18.5.1 Command and Address Cycle


Figure 3.18.10 Command and Address Cycle

### 3.18.5.2 Data Read Cycle

Figure 3.18 .11 shows a timing chart example for a Data Read cycle from the NAND-Flash at ND0FSPR $=02 \mathrm{H}$.


Figure 3.18.11 Data Read Cycle Example (NDOFSPR $=02 \mathrm{H}$ )

### 3.18.5.3 Data Write Cycle

Figure 3.18 .12 shows a timing chart example for a Data Write cycle to the NAND-Flash at ND0FSPR $=02 \mathrm{H}$.


Figure 3.18.12 Data Write Cycle (NDOFSPR = 02H)

### 3.18.6 Example of NAND-Flash Use



Note 1: By reset, both $\overline{\text { NDRE }}$ and $\overline{\text { NDWE }}$ pins become input ports (Port 71 and Port 72 ) And so require pull-up resistors.
Note 2: Use the NAND-Flash memory and board capacitance to set the correct value for the NDR/ $\bar{B}$ pin pull-up resistor . $2 \mathrm{k} \Omega$ is a typical value.

Note 3: The NAND-Flash $\overline{W P}$ (write protect) pin is not supported by the TMP92CA25.
It must be provided by an external circuit if required.

Figure 3.18.13 Example of NAND-Flash Connection

### 3.19 16-Bit Timer/Event Counters (TMRB0)

The TMP92CA25 incorporates one multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16 -bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter consists of a 16 -bit up counter, two 16 -bit timer registers (one of them with a double buffer structure), a 16-bit capture register, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.
This chapter includes the following sections:

### 3.19.1 Block Diagrams

3.19.2 Operation of Each Block
3.19.3 SFRs
3.19.4 Operation in Each Mode
(1) 16-bit interval timer mode
(2) 16-bit programmable pulse generation (PPG) output mode

Table 3.19.1 Pins and SFR of TMRBO

| Spec. | Channel | TMRB0 |
| :---: | :---: | :---: |
| Externalpins | External clock/capture trigger input pins | None |
|  | Timer flip-flop output pins | TBOOUTO (also used as PC2) |
| $\begin{gathered} \text { SFR } \\ \text { (Address) } \end{gathered}$ | Timer run register | TBORUN (1180H) |
|  | Timer mode register | TBOMOD (1182H) |
|  | Timer flip-flop control register | TBOFFCR (1183H) |
|  | Timer register | TBORGOL (1188H) |
|  |  | TBORGOH (1189H) |
|  |  | TB0RG1L (118AH) |
|  |  | TB0RG1H (118BH) |
|  | Capture register | TB0CPOL (118CH) |
|  |  | TBOCPOH (118DH) |
|  |  | TB0CP1L (118EH) |
|  |  | TB0CP1H (118FH) |

3.19.1 Block Diagrams


Figure 3.19.1 Block Diagram of TMRBO

### 3.19.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for timer 0 . The prescaler clock ( $\phi \mathrm{T} 0$ ) is a divided clock (divided by 8) from the fFPH.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to " 1 "; the prescaler is cleared to 0 and stops operation when $<$ TB0PRUN $>$ is cleared to " 0 ".

Table 3.19.2 Prescaler Clock Resolution

| System clock selection SYSCR1 <SYSCK> | Clock gear selection SYSCR1 [GEAR2:0](GEAR2:0) | - | Timer counter input clock <br> TMRB prescaler TB0MOD[TB0CLK1:0](TB0CLK1:0) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\phi$ T1(1/2) | ¢T4 (1/8) | $\phi$ T16 (1/32) |
| 1 (fs) | - | 1/8 | fs/16 | fs/64 | fs/256 |
| 0 (fc) | 000 (1/1) |  | fc/16 | fc/64 | fc/256 |
|  | 001 (1/2) |  | fc/32 | fc/128 | fc/512 |
|  | 010 (1/4) |  | fc/64 | fc/256 | fc/1024 |
|  | 011 (1/8) |  | fc/128 | fc/512 | fc/2048 |
|  | 100 (1/16) |  | fc/256 | fc/1024 | fc/4096 |

XXX: Don't care
(2) Up counter (UC10)

UC10 is a 16 -bit binary counter which counts up pulses input from the clock specified by TB0MOD[TB0CLK1:0](TB0CLK1:0).

Any one of the prescaler internal clocks $\phi \mathrm{T} 1, \phi \mathrm{~T} 4$ and $\phi \mathrm{T} 16$ can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN $<$ TB0RUN $>$.

When clearing is enabled, the up counter UC10 will be cleared to " 0 " each time its value matches the value in the timer register TB0RG1H/L. If clearing is disabled, the counter operates as a free-running counter.

Clearing can be enabled or disabled using TB0MOD<TB0CLE>.
A timer overflow interrupt (INTTBOF0) is generated when UC10 overflow occurs.
(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These 16 -bit registers are used to set the interval time. When the value in the up counter UC10 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both Upper and Lower timer registers is always needed. For example, either using a 2-byte data transfer instruction or using a 1-byte data transfer instruction twice for the lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with a register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when $<$ TB0RDE $>=$ " 0 ", and enabled when <TB0RDE> = " 1 ".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC10) and the timer register TB0RG1H/L match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16 -bit timer is to be used after a reset, data should be written to it beforehand.

On a reset $<$ TB0RDE> is initialized to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set $<$ TB0RDE $>$ to 1 , then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses ( 001188 H and 001189 H ) allocated to them. If $<$ TB0RDE $>=" 0$ ", the value is written to both the timer register and the register buffer. If $<$ TB0RDE $>=$ " 1 ", the value is written to the register buffer only.
The addresses of the timer registers are as follows:

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16 -bit registers are used to latch the values in the up counters.
All 16 bits of data in the capture registers should be read. For example, using a 2 -byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:

(5) Capture input control

This circuit controls the timing to latch the value of the up counter UC10 into TB0CP0H/L and TB0CP1H/L.

The value in the up counter can be loaded into a capture register by software. Whenever " 0 " is programmed to TB0MOD $\angle \mathrm{TB} 0 \mathrm{CP} 0 \mathrm{I}>$, the current value in the up counter is loaded into capture register $\mathrm{TB} 0 \mathrm{CP} 0 \mathrm{H} / \mathrm{L}$. It is necessary to keep the prescaler in run mode (i.e., TB0RUN<TB0PRUN> must be held at a value of 1 ).
(6) Comparators (CP10 and CP11)

CP10 and CP11 are 16-bit comparators which compare the value in the up counter UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).
(7) Timer flip-flops (TB0FF0)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C0T1, TB0E1T1 and TB0E0T1>.

After a reset the value of TB0FF0 is undefined. If " 00 " is programmed to TB0FFCR $<$ TB0FF0C1:0>, TB0FF0 will be inverted. If " 01 " is programmed to the capture registers, the value of TB0FF0 will be set to " 1 ". If " 10 " is programmed to the capture registers, the value of TB0FF0 will be cleared to " 0 ".

The values of TB0FF0 can be output via the timer output pin TB0OUT0 (which is shared with PC6). Timer output should be specified using the port B function register.

### 3.19.3 SFRs

TMRB0 Run Register

| TBORUN <br> (1180H) |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | TBORDE | - | $\mathrm{S}^{2}$ | $\mathrm{S}^{2}$ | 12TB0 | TBOPRUN |  |  | TBORUN |
|  | Read/Write | R/W |  | - | S | R/W |  |  | - | R/W |
|  | After reset | 0 | 0 | - | $\bigcirc$ | 0 | 0 |  | - | 0 |
|  | Function | Double buffer <br> 0: Disable <br> 1: Enable | Always write "0" |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | TMRBO Prescaler |  |  | Up counter UC10 |
|  |  |  |  |  |  |  | 0: Stop and clear <br> 1: Run (Count up) |  |  |  |
|  |  |  |  |  |  |  |  | Count | peration |  |
|  |  |  |  |  |  |  |  | 0 | Stop | and clear |
|  |  |  |  |  |  |  |  | 1 | Coun |  |

Note: 1, 4 and 5 of TBORUN are read as undefined values.

Figure 3.19.2 The Registers for TMRB

TMRBO Mode Register

$\longrightarrow$ TMRBO source clock

| 00 | Reserved |
| :--- | :--- |
| 01 | $\phi \mathrm{~T} 1$ |
| 10 | $\phi \mathrm{~T} 4$ |
| 11 | $\phi \mathrm{~T} 16$ |

$\longrightarrow$ Up counter clear control

| 0 | Disable |
| :---: | :--- |
| 1 | Enable clearing on match with TB0RG1H/L |

Capture/interrupt timing

| 00 | Disable |
| :---: | :--- |
| 01 | Reserved |
| 10 | Reserved |
| 11 | Capture to $\mathrm{TBOCPOH} / \mathrm{L}$ at rising edge of TA1OUT <br> Capture to TB0CP1H/L at falling edge of TA1OUT |

Software capture

| 0 | The value in the up counter is captured to <br> TBOCPOH/L. |
| :---: | :--- |
| 1 | Undefined |

Figure 3.19.3 The Registers for TMRB0

TMRB0 Flip-Flop Control Register

| $\begin{aligned} & \text { TBOFFCR } \\ & (1183 H) \end{aligned}$ |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | - | - | TB0C1T1 | TB0C0T1 | TB0E1T1 | TB0E0T1 | TB0FF0C1 | TB0FF0C0 |
|  | Read/Write | W* |  | R/W |  |  |  | W* |  |
|  | After reset | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| Read-modify -write instruction is prohibited. | Function |  |  | TBOFFO inversion trigger <br> 0 : Disable trigger <br> 1: Enable trigger |  |  |  | Control TB0FFO <br> 00: Invert <br> 01: Set <br> 10: Clear <br> 11: Don't care <br> * Always read as 11. |  |
|  |  |  |  | Invert when the UC value is loaded into TB0CP1H/L. | Invert when the UC value is loaded into TBOCPOH/L. | Invert when the UC value matches the value in TB0RG1H/L. | Invert when the UC value matches the value in TBORGOH/L. |  |  |
|  |  | Always write "11". |  |  | Timer f | -flop control | TBOFFO) |  |  |
|  |  |  |  | - | 00 | Invert |  |  |  |
|  |  |  |  | - | 01 | Set to 1 |  |  |  |
|  |  |  |  | - | 10 | Clear to 0 |  |  |  |
|  |  |  |  |  | 11 | Don't care |  |  |  |

Inverted when the UC10 value matches the value in TBORGOH/L.

| 0 | Disable trigger |
| :--- | :--- |
| 1 | Enable trigger |

$\longrightarrow$ Inverted when the UC10 value matches the value in TB0RG1H/L.

| 0 | Disable trigger |
| :--- | :--- |
| 1 | Enable trigger |

Inverted when the UC10 value is loaded into TB0CPO.

| 0 | Disable trigger |
| :---: | :--- |
| 1 | Enable trigger |

$\longrightarrow$ Inverted when the UC10 value is loaded into TB0CP1H/L.

| 0 | Disable trigger |
| :--- | :--- |
| 1 | Enable trigger |

Figure 3.19.4 The Registers for TMRB

| TMRB0 register |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TBORGOL } \\ & (1188 \mathrm{H}) \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TBORGOH } \\ & (1189 \mathrm{H}) \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TB0RG1L } \\ & (118 A H) \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TB0RG1H } \\ & (118 B H) \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TBOCPOL } \\ & \text { (118CH) } \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TBOCPOH } \\ & (118 \mathrm{DH}) \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TB0CP1L } \\ & (118 E H) \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TB0CP1H } \\ & \text { (118FH) } \end{aligned}$ | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write | W |  |  |  |  |  |  |  |
|  | After reset | Undefined |  |  |  |  |  |  |  |

Note: All registers are prohibited to execute read-modify-write instruction.
Figure 3.19.5 The Registers for TMRB

### 3.19.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals.
In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1H/L.

(2) 16 -bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is enabled by the match of the up counter UC10 with timer register TB0RG0H/L or TB0RG1H/L and is output to TB0OUT0. In this mode the following conditions must be satisfied.
(Value set in TB0RG0H/L) < (Value set in TB0RG1H/L)


Figure 3.19.6 Programmable Pulse Generation (PPG) Output Waveforms
When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 10 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature facilitates the handling of low duty waves.


Figure 3.19.7 Operation of Register Buffer

The following block diagram illustrates this mode.


Figure 3.19.8 Block Diagram of 16 -Bit Mode

The following example shows how to set 16 -bit PPG output mode:


### 3.20 Touch Screen Interface (TSI)

The TMP92CA25 has an interface for a 4 -terminal resistor network touch screen.
This interface supports two procedures: an X/Y position measurement and touch detection.
Each procedure is executed by setting the TSI control register (TSICR0 and TSICR1) and using an internal AD converter.

### 3.20.1 Touch Screen Interface Module Internal/External Connection



Figure 3.20.1 External Connection of TSI


Figure 3.20.2 Internal Block Diagram of TSI

### 3.20.2 Touch Screen Interface (TSI) Control Register

TSI Control Register

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | TSI7 | - | PTST | TWIEN | PYEN | PXEN | MYEN | MXEN |
| Read/Write | R/W | - | R |  |  | R/W |  |  |
| After reset | 0 | $\mathrm{C}^{-}$ | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | 0: Disable <br> 1: Enable |  | Detection condition <br> 0: no touch <br> 1: touch | INT4 <br> interrupt <br> control <br> 0: Disable <br> 1: Enable | $\begin{aligned} & \hline \text { SPY } \\ & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | $\begin{aligned} & \hline \text { SPX } \\ & 0: \text { OFF } \\ & 1: O N \end{aligned}$ | $\begin{aligned} & \hline \text { SMY } \\ & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | SMX <br> 0 : OFF <br> 1: ON |

PXD (Internal Pull-down resistance) ON/OFF setting

| KPXEN <br> KTSI7> | 0 | 1 |
| :---: | :---: | :---: |
| 0 | OFF | OFF |
| 1 | ON | OFF |

Debounce Time Setting Register

TSICR1
(01F1H)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | DBC7 | DB1024 | DB256 | DB64 | DB8 | DB4 | DB2 | DB1 |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | 0: Disable <br> 1: Enable | 1024 | 256 | 64 | 8 | 4 | 2 | 1 |
|  |  |  | Debo the num | ime is bits be | he for bit6 a | $\begin{aligned} & \mathrm{N} \times 64 \\ & \text { vhich } \end{aligned}$ | $\begin{aligned} & \text { Ys". } \\ & \text { o " } 1 \text { ". } \end{aligned}$ |  |

Note1: Since an internal clock is used for the debounce circuit, when IDLE1, STOP mode, the de-bounce circuit don't operate and also interrupt which through this circuit is not generated. When IDLE1, STOP mode, set this circuit to disable (Write " 0 " to TSICR1<DBC7>) before entering HALT state.
Note2: Ex:
TSICR1 $=95 \mathrm{H} \rightarrow \mathrm{N}=64+4+1=69$

### 3.20.3 Touch Detection Procedure

The Touch detection procedure shows procedure until a pen is touched by the screen and it is detected.
By touching, TSI generates interrupt (INT4) and this procedure terminates. After an X/Y position measuring procedure is terminated, return to this procedure and wait for the next touch.
When the waiting state, make ON only the SPY switch ON and OFF the other 3 switches (SMY, SPX and SMX).

The pull-down resistor that is connected to the P96/INT4/PX pin is ON when the SPX switch is OFF.

During this waiting state, P96/INT4/PX pin's level is L because the internal Pull-down resistors (PXD) between the X and Y directions in the touch screen are not connected and INT4 is not generated.
When the pen touches the screen, P96/INT4/PX pin's level is H because the internal resistors between the X and Y directions in the touch screen are connected and INT4 is generated.
In order to avoid the generation of several interrupts from one touch, a debounce circuit is used, as below.
This can ignore the pulse under the time which is set to TSICR1 register.
The circuit detects the rising of signal, counts-up the time of the counter which is set, after count, receive the signal internal. During counting, when the signal is set to Low, counter is cleared. And the state become to state of waiting a rising edge.


Figure 3.20.3 Block Diagram of Debounce Circuit


Figure 3.20.4 Timing Diagram of Debounce Circuit

### 3.20.4 X/Y Position Measuring Procedure

During the INT4 routine, execute an X/Y position measuring procedure as below.
<X position measurement>
Make both the SPX and SMX switches ON, and the SPY and SMY switches OFF.
With this setting, an analog voltage which shows the X position will be input to the PG3/MY/AN3 pin. The X position can be measured by converting this voltage to digital code using the AD converter.
<Y position measurement>
Next, make both the SPY and SMY switches ON and the SPX and SMX switches OFF. With this setting, an analog voltage which shows the $Y$ position will be input to the PG2/MX/AN2 pin. The Y position can be measured by converting this voltage to digital code using the AD converter.

The above analog voltage which is inputted to AN3 or AN2 pin can be calculated as follows.

It is the ratio between the resistance value in the TMP92CA25F and the resistance value in the touch screen as shown in Figure 3.20.5.

Therefore, if the pen touches an area on the touch screen, the analog voltage will be neither 3.3 V nor 0.0 V.

Please remember to take into consideration the variation in the rate of resistance.
It is also recommended that an average taken from several AD conversions be adopted as the correct code.


Figure 3.20.5 Calculation Analog Voltage

### 3.20.5 Flow Chart for TSI

(1) Touch detection procedure

Main routine:

(2) $\mathrm{X} / \mathrm{Y}$ position measurement procedure INT4 routine:


Figure 3.20.6 Flow Chart for TSI

Following pages explain each circuit condition of (a), (b) and (c) in above flow chart.
(a) Main routine (condition of waiting INT4 interrupt)
(pbfc) $<\mathrm{P} 96 \mathrm{~F}>,<\mathrm{P} 97 \mathrm{~F}>=$ " 1 ": P96: int4/PX , P97:PY
$\begin{array}{ll}\text { (inte34) } & : \text { Set interrupts level of INT4 } \\ (\text { tsicr0) }=98 \mathrm{~h} & \text { : Pull down resister on, SPY on, Interrupt-set<TWIEN> } \\ \text { ei } & \text { : Enable interrupt }\end{array}$

TMP92CA25

(b) X position measurement (Start $\mathrm{A} / \mathrm{D}$ conversion)

$$
\begin{array}{ll}
(\text { tsicr0 })=85 \mathrm{~h} & : \text { SMX, SPX on } \\
(\text { admod1 })=83 \mathrm{~h} & : \text { AN3 measure } \\
(\text { admod })=01 \mathrm{~h} & : \text { A/D start }
\end{array}
$$


(c) Y position measurement (Start A/D conversion)

$$
\begin{array}{ll}
(\text { tsicr0 })=8 \text { ah } & : \text { SMY, SPY on } \\
(\text { admod1 })=82 \mathrm{~h} & : \text { AN2 measure } \\
(\text { admod0 })=01 \mathrm{~h} & : \text { A/D start }
\end{array}
$$



## $3.21 \mathrm{I}^{2} \mathrm{~S}$ (Inter-IC Sound)

An I2S format compatible serial output circuit is built-in.
This product can be used in digital audio system applications by connecting LSI for sound generation (e.g., a DA converter).
This circuit has both $\mathrm{I}^{2} \mathrm{~S}$ mode and general SIO mode. But both modes have only clock output and data transmitting functions.
Table 3.21.1 shows an outline for each mode.

Table 3.21.1 Outline for Each Mode

|  | $I^{2} \mathrm{~S}$ mode | SIO mode |
| :---: | :---: | :---: |
| 1) Format | $I^{2} S$-format compatible (Only master and transmitting) | General <br> (Only master and transmitting) |
| 2) Used pin | 1. I2SCKO (Clock output) <br> 2. I2SDO (Clock output) <br> 3. I2SWS (Word select output) | 1. I2SCKO (Clock output) <br> 2. I2SDO (Data output) |
| 3) WS frequency | Selectable either fs/4 or TA1OUT (TMRA1 output) | - |
| 4) Baud rate $(\text { at fc }=40 \mathrm{MHz})$ | Selectable either $20,10,5$, or 2.5 Mbps |  |
| 5) Transmittion buffer | 16 bytes $\times 2$ channels (Right, left) | 32 bytes |
| 6) Direction of data | Selectable either MSB first or LSB first |  |
| 7) Data length | Selectable either 8 bits or 16 bits |  |
| 8) Edge of clock | Selectable either rising edge or falling edge |  |
| 9) Interrupt | INTI2S (FIFO empty interrupt) |  |

### 3.21.1 Block Diagram



Figure 3.21.1 $\mathrm{I}^{2}$ S Block Diagram

### 3.21.2 SFR

The following tables show the SFR for $\mathrm{I}^{2} \mathrm{~S}$. This $\mathrm{I}^{2} \mathrm{~S}$ is connected to the CPU by the 16 -bit data bus. When the CPU accesses the SFR, use a 2 -byte load instruction.
I2SCTL0 Register
I2SCTLO (080EH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | TXE | FMT | BUSY | DIR | BIT | MCK1 | MCKO | I2SWCK |
| Read/Write | R/W |  | R | R/W |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | Transmit <br> 0: Stop <br> 1: Start | Mode <br> 0: $I^{2} S$ <br> 1: SIO | Status <br> 0: Stop <br> 1: Under transmitting | First bit <br> 0: MSB <br> 1: LSB | Bit number <br> 0: 8 bits <br> 1: 16 bits | Baud rate <br> 00: fSYS <br> 01: $\mathrm{f}_{\mathrm{SYS}} / 2$ | 10: fSYS/4 <br> 11: fSYS/8 | WS clock <br> 0: fs/4 <br> 1: TA1OUT |

Note: <l2SWCK> is effective only for $\mathrm{I}^{2} \mathrm{~S}$ mode.


Note: <I2SWLVL>, <I2FSEL> and <I2SCLKE> are effective only in $I^{2} S$ mode.
I2SBUFR Register

| 10 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | prohibited

I2SBUFL Register

| $\begin{aligned} & \text { I2SBUFL } \\ & (0808 \mathrm{H}) \end{aligned}$ |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | L15 | L14 | L13 | L12 | L11 | L10 | L9 | L8 | L7 | L6 | L5 | L4 | L3 | L2 | L1 | L0 |
|  | Read/Write | W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Read-modifywrite | After reset | Undefined |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| instruction is | Function | Register for transmitting buffer (FIFO) (Left channel) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 3.21.2 $\mathrm{I}^{2} \mathrm{~S}$ SFR

### 3.21.3 Explanation of $\mathrm{I}^{2} \mathrm{~S}$ Mode

(1) Connection example

Figure 3.21 .3 shows an example with external LSI.


Note: After reset, P90 to P92 are placed in a high-impedance state. Connect each pin with a pull-up or pull-down resistor as necessary.

Figure 3.21.3 Example with External LSI
(2) Procedure

A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.
In the interrupt routine, write the next transmission data to the FIFO.
The following shows a setting example and timing diagram.

(INTI2S interrupt routine)

| I2SBUFR | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | Write 16 -byte data to FIFO for right (8 times). |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| I2SBUFL | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | $* *$ | Write 16 -byte data to FIFO for left ( 8 times). |
| X: Don't care, - : | No change |  |  |  |  |  |  |  |  |



Figure 3.21.4 Whole Timing Diagram


Figure 3.21.5 Detail Timing Diagram
(3) Notes

1) INTI2S timing

INTI2S is generated after the last data of FIFO is loaded to the internal shifter.
FIFO is now empty and it is possible to write the next data.
2) I2SCTL0<TXE $>$

A transmission is started by programming " 1 " to the $<$ TXE $>$ register and stopped by writing " 0 ".

After<TXE> is programmed " 1 " once, the transmission is repeated automatically from right to left in order, alternately.

If a transmission should be stopped, program "0" to <TXE> after <BUSY> changes to " 0 " in the INTI2S interrupt routine.

When <TXE> is programmed " 0 " during transmitting, transmitting stops immediately.
3) FIFO size

A 16-byte FIFO is provided for both right and left channels. It is not necessary to use all data, but please use the even numbers ( $2,4 \ldots 16$ ).
4) I2SCTL0<I2SFSEL>

Write " 1 " to <I2SFSEL> and use the right channel FIFO for monaural.
It is not necessary to write data to the left channel FIFO. Channel transmission data is fixed at " 0 ".
5) Address for I2SBUFR and I2SBUFL

If writing data to I2SBUFR or I2SBUFL, use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR selectable from 0800 H to 0803 H , and I2SBUFL is selectable from 0808 H to 080 BH .

### 3.21.4 Explanation of SIO Mode

(1) Connection example

Figure 3.21 .6 shows an example with external LSI.


Note: Since P90 to P91 become high impedance by reset, connect a pull-up or pull-down resistor if necessary.

Figure 3.21.6 Example with External LSI
(2) Procedure

A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.

In the interrupt routine, write the next transmission data to the FIFO.
The following shows a setting example and timing diagram.
(Setting example) Transmitting by SIO mode, I2SCKO $=10 \mathrm{MHz}$, synchronous with rising edge (at $\mathrm{f}_{\mathrm{SYS}}=20 \mathrm{MHz}$ )
(Main routine)


X: Don't care, -: No change


Figure 3.21.7 Whole Timing


Figure 3.21.8 Detail Timing
(3) Notes

1) INTI2S timing

INTI2S is generated after the last data of FIFO is loaded to the internal shifter.
FIFO is now empty and it is possible to write the next data.
2) I2SCTL0 < TXE>

A transmission is started by programming " 1 " to the <TXE> register and stopped by programming "0".
$<$ TXE $>$ register is cleared to " 0 " when <BUSY> changes from " 1 " to " 0 ".
When <TXE> is programmed " 0 " during transmitting, transmitting stops immediately.
3) FIFO size

A 32-byte FIFO is provided for SIO mode. It is not necessary to use all data but please use even numbers ( $2,4 \ldots 32$ ).

The <BUSY> will be changed to " 0 " and <TXE> will be cleared to " 0 " automatically after transmitting all programmed data to FIFO. In case of continuous transmitting, program " 1 " to <TXE> after programming data to FIFO.

The number of data programmed to FIFO is counted automatically and held by programming " 1 " to $<$ TXE $>$.
4) Address for I2SBUFR and I2SBUFL

If writing data to I2SBUFR (I2SBUFL cannot be written), use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR is selectable from 0800 H to 0803 H .

### 3.22 Power Supply Backup (Power Supply Backup)

TMP92CA25 includes three type power supply systems.
Analog Power supply input (AVCC - AVSS)
Digital Power suppy input (DVCC - DVSS)
Power supply input for RTC (RTCVCC - DVSS)

Each Power supply is independent.


Figure 3.22.1 Power supply input system


Figure 3.22.2 Outside circuit example for PSB

TMP92CA25 has the power supply backup mode which is desighed to work for only low-speed oscillator, RTC and port M under sub battery supply. TMP92CA25 is set to the power supply backup mode by using the $\overline{\mathrm{BE}}$ pin (Backup enable) and the $\overline{\mathrm{RESET}}$ pin.

Figure 3.22.3 and Figure 3.22.4 shows the timing diagram of $\overline{\mathrm{BE}}$ pin and $\overline{\text { RESET }}$ pin.


Figure 3.22.3 Shift from Normal Mode to PSB Mode


Figure 3.22.4 Shift from PSB Mode to NORMAL Mode

Backup enable pin ( $\overline{\mathrm{BE}}$ )
Low frequency oscillator, RTC and Port M can work also if $\overline{\mathrm{BE}}=$ "L".
If $\overline{\mathrm{BE}}=$ "L", Low frequency oscillator, RTC and Port Mare separated from CPU and so on in internal. Therefore, it is prohibited accessing to RTC register and Port M. In addition, Low frequency oscillator (fs) isn't provided except RTC circuit (Melody Alarm generator etc.). So, $\overline{\operatorname{ALARM}}$ (= output function of RTC) can output from PM2 pin, if port is set before set to $\overline{\mathrm{BE}}=$ "L".

## Note:

1: If "H" level signal was inputted to general purpose port with power off condition, current is used more than always. Therefore, set to "l" level or High-impedance condition. If this back up function is used, set $\overline{B E}$ pin to "L" level when DVCC power off.

2: When $\overline{B E}$ pin is set to "L", Low frequency oscillator operation become same with EMCCR0<DRVOSCL> = "0", forcibly. Therefore, don't set to $\overline{\mathrm{BE}}=$ " L ", when it is not operated Low frequency oscillator.

3: When $\overline{B E}$ pin is set to " L ", PM2, PM1 pins condition change according to setting value of PMDR<PM2D, PM1D>. If keep output PM2, PM1 pins write "11" to <PM2D, PM1D> before set to $\overline{B E}=" L$ ".

4: If release $\overline{\text { RESET }}$, release $\overline{\text { RESET }}$ after $\overline{\mathrm{BE}}=$ " $\mathrm{H}^{\prime}$.

### 3.23 External bus release function

TMP92CA25 have external bus release function that can connect bus master to external. Bus release request ( $\overline{\text { BUSRQ }}$ ), bus release answer ( $\overline{\text { BUSAK }}$ ) pin is assigned to Port L6 and L7. And, it become effective by setting to PLCR and PLFC.
Figure 3.23 .1 shows operation timing. Time that from BUSRQ pin inputted " 0 " until busis released ( $\overline{\text { BUSAK }}$ is set to " 0 ") depend on instruction that CPU execute at that time.


Figure 3.23.1 Bus release function operation timing

### 3.23.1 Non release pin

If it received bus release request, CPU release bus to external by setting $\overline{\text { BUSAK }}$ pin to " 0 " without start next bus. In this case, pin that is released have 3 types (A, B and C). Eve operation that set to high impedance (HZ) is different in 3 types. Table 3.23.1 shows support pin for 3 types. Any pin become non release pin only case of setting to that function by setting port. Therefore, if pin set to output port and so on, it is not set non relase pin, and it hold previous condition.

Table 3.23.1 Non release pin

| Type | Eve operation that set to HZ | Support function (Pin name) |
| :---: | :---: | :---: |
| A | Drive " 1 " | A23-A16(P67-P60), A15-A0, <br> $\overline{\mathrm{RD}}$ (P70), $\overline{\mathrm{WRLL}}$ (P71), $\overline{\mathrm{WRLU}}$ (P72), EA24(P73), EA25(P74), <br> $\mathrm{R} / \overline{\mathrm{w}}$ (P75), <br> $\overline{\mathrm{CS0}}$ (P80), $\overline{\mathrm{CS} 1}$ (P81), $\overline{\mathrm{SDCS}}$ (P81), $\overline{\mathrm{CS} 2}$ (P82), $\overline{\mathrm{CSZA}}$ (P82), CS3 (P83), <br> $\overline{\mathrm{CSZB}}$ (P84), $\overline{\operatorname{CSZC}}$ (P85), $\overline{\operatorname{CSZD}}$ (P86), $\overline{\mathrm{CSZE}}$ (P87), <br> EA24(PC6), EA25(PC7), $\overline{\text { CSZF (PC7), }}$ <br> $\overline{\text { SRLLB }}, \overline{\text { SDRAS (PJO), }} \overline{\text { SRLUB }}, \overline{\text { SDCAS }}$ (PJ1), <br> $\overline{\text { SRWR }}, \overline{\text { SDWE }}$ (PJ2), <br> SDCLK(PF7), SDLLDQM(PJ3), SDLUDQM(PJ4) |
| B | Drive "0" | SDCKE(PJ7) |
| C | None operation | D15-D8(P17-P10), D7-D0 |

### 3.23.2 Connection example

Figure 3.23 .2 show connection example.


Figure 3.23.2 Connection example

### 3.23.3 Note

If use bus release function, be careful following notes.

1) Prohibit using this function together LCD controller and, SDRAM controller If use this function, prohibit use LCD controller in SR mode. And, prohibitalso SDRAMC basically, but if external bus master use SDRAM, set SDRAM to SR (self refresh) condition before bus release request. And, when finish bus release, release SR condition. In this case, confirm each condition by handshake of general purpose port.
2) Support standby mode

The condition that can receive this function is only CPU operationg condition and during IDLE2 mode. During IDLE1 and STOP condition don't receive. (Bus release function is ignored).
3) Internal resource access disable

External bus master cannnot access to internal memory and interhal I/O of TMP92CA25. Internal I/O operation during bus releasing.
4) Internal I/O operation during bus releasing

Internal I/O continue operation during bus releasing, please be careful. And, if set the watchdog timer, set runaway time by consider bus release time.
5) Non release pin

Control output pin for NAND-Flash ( $\overline{\text { ND0CE }}, \overline{\text { ND1CE }}$, NDALE, NDCLE, $\overline{\mathrm{NDRE}}, \overline{\mathrm{NDWE}})$ are not non release pins.

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 to 4.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.5 to VCC +0.5 | V |
| Output Current | $\mathrm{I}_{\mathrm{OL}}$ | 2 | mA |
| Output Current (MX, MY pin) | $\mathrm{I}_{\mathrm{OL}}$ | 15 | mA |
| Output Current | $\mathrm{I}_{\mathrm{OH}}$ | -2 | mA |
| Output Current (PX, PY pin) | $\mathrm{I}_{\mathrm{OH}}$ | -15 | mA |
| Output Current (Total) | $\Sigma \mathrm{I}_{\mathrm{OL}}$ | 80 | mA |
| Output Current (Total) | $\Sigma \mathrm{I}_{\mathrm{OH}}$ | -80 | mA |
| Power Dissipation (Ta $\left.=85^{\circ} \mathrm{C}\right)$ | $\mathrm{P}_{\mathrm{D}}$ | 600 | mW |
| Soldering Temperature $(10 \mathrm{~s})$ | T SOLDER | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operation Temperature | $\mathrm{T}_{\mathrm{OPR}}$ | -20 to 70 | ${ }^{\circ} \mathrm{C}$ |

Note: The Absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability of lead free products

| Test <br> parameter | Test condition | Note |  |
| :---: | :---: | :---: | :---: |
| Solderability | (1)Use of $\mathrm{Sn}-37 \mathrm{~Pb}$ solder Bath <br> Solder bath temperature $=230^{\circ} \mathrm{C}$, Dipping time $=5$ seconds <br> The number of times $=$ one, Use of R-type flux(2)Use of Sn-3.0Ag-0.5Cu solder bath <br> Solder bath temperature $=245^{\circ} \mathrm{C}$, Dipping time $=5$ seconds <br> The number of times $=$ one, Use of R-type flux (use of lead-free)Pass: <br> solderability rate until forming $\geq 95 \%$ |  |  |

### 4.2 DC Electrical Characteristics (1/2)

$\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V} / \mathrm{X} 1=6$ to $40 \mathrm{MHz} / \mathrm{Ta}=-20$ to $70^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}=2.7-3.6 \mathrm{~V} / \mathrm{X} 1=6$ to $27 \mathrm{MHz} / \mathrm{Ta}=-20$ to $70^{\circ} \mathrm{C}$


DC Electrical Characteristics (2/2)

| Parameter | Symbol | Min | Typ. | Max | Unit | Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | 2.4 |  |  |  | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ |  |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $0.9 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |  | $\mathrm{IOH}^{\prime}=-20 \mu \mathrm{~A}$ |  |
| Internal resistor (ON) MX, MY pins | IMon |  |  | 30 | $\Omega$ | $\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.0$ to 3.6 V |
| Internal resistor (ON) PX, PY pins | IMon |  |  | 30 |  | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  |
| Input leakage current | l LI |  | 0.02 | $\pm 5$ | $\mu \mathrm{A}$ | $0.0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}$ |  |
| Output leakage current | ILO |  | 0.05 | $\pm 10$ | $\mu \mathrm{A}$ | $0.2 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ |  |
| Power down voltage at STOP (for internal RAM backup) | V STOP | 1.8 |  | 3.6 | V | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IL} 2}=0.2 \times \mathrm{V}_{\mathrm{CC}}, \\ \mathrm{~V}_{\mathrm{IH} 2}=0.8 \times \mathrm{V}_{\mathrm{CC}} \\ \hline \end{array}$ |  |
| Pull-up resistor for RESET , PA0 to PA7 | RRST | 80 |  | 500 | $\mathrm{k} \Omega$ |  |  |
| Programmable pull down resistor for p96 | $\mathrm{R}_{\text {KH }}$ |  |  |  |  |  |  |
| Pin capacitance | $\mathrm{ClO}_{10}$ |  |  | 10 | pF | $\mathrm{fc}=1 \mathrm{MHz}$ |  |
| Schmitt width for P91 to P92, P96 to P97, PAO to PA7, PC0 to PC3, PFO to PF2, BE , $\overline{\text { RESET }}$ | $\mathrm{V}_{\text {TH }}$ | 0.4 | 1.0 |  | V |  |  |
| NORMAL (Note 2) | $I_{C C}$ |  | 42 | 65 | mA | $\mathrm{V}_{\mathrm{Cc}}=3.6 \mathrm{~V}, \mathrm{fc}=40 \mathrm{MHz}$ |  |
| IDLE2 |  |  | 13 | 26 |  |  |  |  |
| IDLE1 |  |  | 3.1 | 8.7 |  |  |  |  |
| SLOW (Note 2) |  |  | 41 | 110 | $\mu \mathrm{A}$ | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, <br> $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ <br> $\mathrm{fs}=32 \mathrm{kHz}$  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{fs}=32 \mathrm{kHz} \end{aligned}$ |
|  |  |  |  | 70 |  |  |  |
| IDLE2 |  |  | 15 | 80 |  | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ |  |
|  |  |  |  | 30 |  | $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ |  |
| E1 |  |  | 4 | 60 |  | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ |  |
|  |  |  |  | 20 |  | $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ |  |
| STOP |  |  | 0.2 | 50 |  | Ta $570^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ |
|  |  |  |  | 15 |  | $\mathrm{Ta} \leq 50^{\circ} \mathrm{C}$ |  |

Note 1: Typical values are for when $\mathrm{Ta}=25^{\circ} \mathrm{C}$ and $\mathrm{VCC}=3.3 \mathrm{~V}$ unless otherwise noted.
Note 2: ICC measurement conditions (NORMAL, SLOW):
All functions are operational; output pins except the bus pin are opened, and input pins are fixed.
Bus pin $C_{L}=30 \mathrm{pF}$

### 4.3 AC Characteristics

### 4.3.1 Basic Bus Cycle

Read cycle

| No. | Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| 1 | OSC period (X1/X2) | tosc | 25 | 166.7 | 25 | 27.7 | 37.0 | ns |
| 2 | System clock period ( = T) | $\mathrm{t}_{\mathrm{CYC}}$ | 50 | 333.3 | 50 | 55.5 | 74.0 |  |
| 3 | SDCLK low width | $\mathrm{t}_{\mathrm{CL}}$ | 0.5 T-15 |  | 10 | 12.7 | 22 |  |
| 4 | SDCLK high width | ${ }_{\text {t }}$ | $0.5 \mathrm{~T}-15$ |  | 10 | 12.7 | 22 |  |
| 5-1 | A0 to A23 valid $\rightarrow$ D0 to D15 Input at 0 waits | $\mathrm{t}_{\mathrm{AD}}(3.0 \mathrm{~V})$ |  | 2.0 T-30 | 70 | 81 | - |  |
|  |  | $\mathrm{t}_{\mathrm{AD}(2.7 \mathrm{~V})}$ |  | $2.0 \mathrm{~T}-35$ | - | - | 113 |  |
| 5-2 | A0 to A23 valid $\rightarrow$ D0 to D15 Input at 1 wait | $\mathrm{t}_{\text {AD3 }}(3.0 \mathrm{~V})$ |  | $3.0 \mathrm{~T}-30$ | 120 | 136.5 | - |  |
|  |  | $\mathrm{t}_{\text {AD3 }}(2.7 \mathrm{~V})$ |  | 3.0 T-35 | - | - | 187 |  |
| 6-1 | $\begin{aligned} & \overline{\mathrm{RD}} \text { falling } \\ & \text { Input at } 0 \text { waits } \end{aligned} \rightarrow \text { D0 to D15 }$ | $\mathrm{t}_{\mathrm{RD}(\mathrm{a})}$ |  | $1.5 \mathrm{~T}-30$ | 45 | 53.3 | 81 |  |
|  |  | $\mathrm{t}_{\mathrm{RD} \text { (b) }}$ |  | $1.25 \mathrm{~T}-30$ | 32.5 | 39.5 | 62.5 |  |
|  |  | $\mathrm{t}_{\mathrm{RD} \text { (c) }}$ |  | 1.0 T - 30 | 20 | 25.7 | 44 |  |
| 6-2 | $\begin{array}{\|l} \overline{\mathrm{RD}} \text { falling } \\ \text { Input at } 1 \text { wait } \end{array} \rightarrow \text { D0 to D15 }$ | $\mathrm{t}_{\text {RD3 }}(\mathrm{a})$ |  | $2.5 \mathrm{~T}-30$ | 95 | 108.8 | 155 |  |
|  |  | trD3(b) |  | $2.25 \mathrm{~T}-30$ | 82.5 | 95 | 136.5 |  |
|  |  | trD3(c) |  | 2.0T-30 | 70 | 312 | 118 |  |
| 7-1 | $\overline{\mathrm{RD}}$ low width at 0 waits | trR(a) | $1.5 \mathrm{~T}-20$ |  | 55 | 63.2 | 91 |  |
|  |  | $\mathrm{t}_{\mathrm{RR} \text { (b) }}$ | $1.25 \mathrm{~T}-20$ |  | 42.5 | 49.4 | 72.5 |  |
|  |  | trR(c) | 1.0 T-20 |  | 30 | 35.6 | 54 |  |
|  |  | trR3(a) | $2.5 \mathrm{~T}-20$ |  | 105 | 118.8 | 165 |  |
| 7-2 | $\overline{\mathrm{RD}}$ low width at 1 wait | trR3(b) | $2.25 \mathrm{~T}-20$ |  | 92.5 | 105 | 146.5 |  |
|  |  | $\left.\mathrm{t}_{\mathrm{RR3} 3} \mathrm{c}\right)$ | $2.0 \mathrm{~T}-20$ |  | 80 | 91.2 | 128 |  |
|  |  | $\mathrm{taR}_{\text {(a) }}$ | $0.5 \mathrm{~T}-20$ |  | 5 | 7.7 | 17 |  |
| 8 | A0 to A23 valid $\rightarrow \overline{\mathrm{RD}}$ falling | $\mathrm{taR}_{\text {A }}(\mathrm{a})$ | $0.75 \mathrm{~T}-20$ |  | 17.5 | 21.5 | 35.5 |  |
|  |  | $\mathrm{taR}_{\text {(a) }}$ | 1.0 T-20 |  | 30 | 35.3 | 54 |  |
|  |  | $\mathrm{t}_{\mathrm{RK}}(\mathrm{a})$ | 0.5 T-20 |  | 5 | 7.7 | 17 |  |
| 9 | $\overline{\mathrm{RD}}$ falling $\quad \rightarrow$ SDCLK rising | $\mathrm{t}_{\mathrm{RK}(\mathrm{b})}$ | $0.25 \mathrm{~T}-20$ |  | -7.5 | -6.1 | -1.5 |  |
|  |  | trk(c) | 0 T-20 |  | -20 | -20 | -20 |  |
| 10 | A0 to A23 valid $\rightarrow$ D0 to D15 hold | tha | 0 |  | 0 | 0 | 0 |  |
| 11 | $\overline{\mathrm{RD}}$ rising $\rightarrow$ D0 to D15 hold | thr | 0 |  | 0 | 0 | 0 |  |
| 12 | WAIT setup time | tTK | 15 |  | 15 | 15 | 15 |  |
| 13 | $\overline{\text { WAIT }}$ hold time | tKT | 5 |  | 5 | 5 | 5 |  |
| 14 | Data byte control access time for SRAM | tsBA |  | 1.5 T - 30 | 45 | 53.3 | 81 |  |
| 15 | $\overline{\mathrm{RD}}$ high width | trRH(a) | 0.5 T-15 |  | 10 | 12.7 | 22 |  |
|  |  | $\mathrm{t}_{\mathrm{RRH}}(\mathrm{b})$ | $0.75 \mathrm{~T}-15$ |  | 22.5 | 26.5 | 40.5 |  |
|  |  | $\mathrm{tRRH}^{\text {(c) }}$ | $1.0 \mathrm{~T}-15$ |  | 35 | 40.3 | 59 |  |

AC measuring condition

- Output: High = 0.7 VCC, Low $=0.3$ VCC, $C_{L}=50 \mathrm{pF}$
- Input: High = 0.9 VCC, Low = 0.1 VCC

Note1: The figures in the "Variable" column cover the whole VCC range ( 2.7 V to 3.6 V ). Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.
Note2: The figures in the (a), (b) and (c) of "Symbol" column shows difference of falling timing of $\overline{\mathrm{RD}}$ pin. Falling timing of $\overline{R D}$ pin is set by MEMECRO[RDTMG1:0](RDTMG1:0). If MEMCRO[RDTMG1:0](RDTMG1:0) is "00", it correspond with (a) in above table, and " 01 " is (b), " 10 " is (c).

Write cycle

| No. | Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| 16-1 | D0 to D15 valid $\rightarrow \overline{\text { WRxx }}$ rising at 0 waits | tDW | 1.25T-35 |  | 27.5 | 34.3 | 57.5 | ns |
| 16-2 | D0 to D15 valid $\rightarrow \overline{\text { WRxx }}$ rising at 1 wait | $t_{\text {DW3 }}$ | 2.25T-35 |  | 77.5 | 89.8 | 131.5 |  |
| 17-1 | $\overline{\text { WRxx }}$ low width at 0 waits | tww | 1.25T-30 |  | 32.5 | 34.3 | 62.5 |  |
| 17-2 | $\overline{\text { WRxx }}$ low width at 1 wait | tww3 | 2.25T-30 |  | 82.5 | 89.8 | 136.5 |  |
| 18 | A0 to A23 valid $\rightarrow$ WR falling | taw | 0.5T-20 |  | 5 | 7.7 | 17 |  |
| 19 | $\overline{\text { WRxx }}$ falling $\rightarrow$ SDCLK rising | twK | 0.5T-20 |  | 5 | 7.7 | 17 |  |
| 20 | $\overline{\text { WRxx }}$ rising $\rightarrow$ A0 to A23 hold | twA | 0.25T-5 |  | 7.5 | 8.8 | 13.5 |  |
| 21 | $\overline{\text { WRxx }}$ rising $\rightarrow$ D0 to D15 hold | $\mathrm{t}_{\mathrm{W}}$ | 0.25T-5 |  | 7.5 | 8.8 | 13.5 |  |
| 22 | $\overline{\mathrm{RD}}$ rising $\quad \rightarrow$ D0 to D15 output | trDO (3.0 V) | 0.5T-5 |  | 20 | 22.7 | - |  |
|  |  | $\mathrm{t}_{\mathrm{RDO}}(2.7 \mathrm{~V})$ | 0.5T-7 |  | - | - | 30 |  |
| 23 | Write pulse width for SRAM | tswP | 1.25T-30 |  | 32.5 | 39.3 | 62.5 |  |
| 24 | Data byte control to end of write for SRAM | tSBW | 1.25T-30 |  | 32.5 | 39.3 | 62.5 |  |
| 25 | Address setup time for SRAM | tsAS | 0.5T-20 |  | 5 | 7.7 | 17 |  |
| 26 | Write recovery time for SRAM | tSWR | 0.25T-5 |  | 7.5 | 8.8 | 13.5 |  |
| 27 | Data setup time for SRAM | tSDS | 1.25T-35 |  | 27.5 | 34.3 | 57.5 |  |
| 28 | Data hold time for SRAM | $\mathrm{t}_{\text {SDH }}$ | 0.25T-5 |  | 7.5 | 8.8 | 13.5 |  |

AC measuring condition

- Output: High = 0.7 VCC, Low $=0.3 \mathrm{VCC}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Input: High = 0.9 VCC, Low = 0.1 VCC

Note: The figures in the "Variable" column cover the whole VCC range ( 2.7 V to 3.6 V ). Exceptions are shown by the VCC (min), " $(3.0 \mathrm{~V})$ " or " $(2.7 \mathrm{~V})$ ", added to the "Symbol" column.
(1) Read cycle (0 waits)


Note1: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

Note2: $\overline{\mathrm{RD}}$ pin falling timing depends on MEMCR0[RDTMG1:0](RDTMG1:0) setting in memory controller.
(2) Write cycle ( 0 waits)


Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.
(3) Read cycle (1 wait)

(4) Write cycle (1 wait)


### 4.3.2 Page ROM Read Cycle

(1) $3-2-2-2$ mode

| No. | Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| 1 | System clock period ( = T) | $\mathrm{t}_{\mathrm{CYC}}$ | 50 | 166.7 | 50 | 55.5 | 74 | ns |
| 2 | A0, A1 $\rightarrow$ D0 to D15 input | $\mathrm{t}_{\text {AD2 }}$ |  | 2.0T - 50 | 50 | 61 | 98 |  |
| 3 | A2 to A23 $\rightarrow$ D0 to D15 input | tad3 |  | 3.0T-50 | 100 | 116.5 | 172 |  |
| 4 | $\overline{\mathrm{RD}}$ falling $\rightarrow$ D0 to D15 input | $t_{\text {RD3(a) }}$ |  | $2.5 \mathrm{~T}-45$ | 80 | 93.8 | 140 |  |
|  |  | $t_{\text {RD3(b) }}$ |  | 2.25T-45 | 67.5 | 79.6 | 121.5 |  |
|  |  | $\mathrm{t}_{\text {RD3(c) }}$ |  | 2.0T-45 | 55 | 66 | 103 |  |
| 5 | A0 to A23 Invalid $\rightarrow$ D0 to D15 hold | tha | 0 |  | 0 | 0 | 0 |  |
| 6 | $\overline{\mathrm{RD}}$ rising $\rightarrow$ D0 to D15 hold | thR | 0 |  | 0 | 0 | 0 |  |

AC measuring condition

- Output: High = 0.7 VCC, Low $=0.3 \mathrm{VCC}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Input: High = 0.9 VCC, Low = 0.1 VCC

Note: The figures in the (a), (b) and (c) of "Symbol" column shows difference of falling timing of $\overline{\mathrm{RD}}$ pin. Falling timing of $\overline{R D}$ pin is set by MEMECR0[RDTMG1:0](RDTMG1:0). If MEMCR0[RDTMG1:0](RDTMG1:0) is " 00 ", it correspond with (a) in above table, and " 01 " is (b), " 10 " is (c).


### 4.3.3 SDRAM Controller AC Characteristics

| No. | Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| 1 | Ref/active to ref/active command period | $\mathrm{t}_{\mathrm{RC}}$ | 2T |  | 100 | 111 | 148 | ns |
| 2 | Active to precharge command period | tras | 2T | 12210 | 100 | 111 | 148 |  |
| 3 | Active to read/write command delay time | $t_{\text {RCD }}$ | T |  | 50 | 55.5 | 74 |  |
| 4 | Precharge to active command period | tRP | T |  | 50 | 55.5 | 74 |  |
| 5 | Active to active command period | trRD | 3T |  | 150 | 166.5 | 222 |  |
| 6 | Write recovery time (CL* $=2$ ) | tWR | T |  | 50 | 55.5 | 74 |  |
| 7 | Clock cycle time (CL* $=2$ ) | tCK | T |  | 50 | 55.5 | 74 |  |
| 8 | Clock high level width | $\mathrm{t}_{\mathrm{CH}}$ | 0.5T-15 |  | 10 | 12.7 | 22 |  |
| 9 | Clock low level width | $\mathrm{t}_{\mathrm{CL}}$ | 0.5T-15 |  | 10 | 12.7 | 22 |  |
| 10 | Access time from clock (CL* $=2$ ) | $\mathrm{t}_{\mathrm{AC}}$ |  | T-30 | 20 | 25.5 | 44 |  |
| 11 | Output data hold time | $\mathrm{t}_{\mathrm{OH}}$ | 0 |  | 0 | 0 | 0 |  |
| 12 | Data in setup time | $\mathrm{t}_{\mathrm{DS}}$ | 0.5T-10 |  | 15 | 17 | 27 |  |
| 13 | Data in hold time | $\mathrm{t}_{\mathrm{DH}}$ | T-15 |  | 35 | 40.5 | 59 |  |
| 14 | Address setup time | $\mathrm{t}_{\mathrm{AS}}$ | 0.75T-30 |  | 7.5 | 11.6 | 25.5 |  |
| 15 | Address hold time | $\mathrm{t}_{\text {AH }}$ | 0.25T-9 |  | 3.5 | 4.8 | 9.5 |  |
| 16 | CKE setup time | tCKS | 0.5T-15 |  | 10 | 12.7 | 22 |  |
| 17 | Command setup time | tcMs | 0.5T-15 |  | 10 | 12.7 | 22 |  |
| 18 | Command hold time | tcMH | 0.5T-15 |  | 10 | 12.7 | 22 |  |
| 19 | Mode register set cycle time | $\mathrm{t}_{\text {RSC }}$ | T |  | 50 | 55.5 | 74 |  |

CL*: CAS latency.
AC measuring conditions

- Output level: High = 0.7 VCC, Low $=0.3 \mathrm{VCC}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Input level: High = 0.9 VCC, Low = 0.1 VCC
(1) SDRAM read timing (CPU access or LCDC normal access)

(2) SDRAM write timing (CPU access)

(3) SDRAM burst read timing (Start of burst cycle)

(4) SDRAM burst read timing (End of burst cycle)

(5) SDRAM initialize timing

(6) SDRAM refresh timing

(7) SDRAM self refresh timing



### 4.3.4 NAND Flash Controller AC Characteristics

| No. | Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |  |  |
| 1 | $\overline{\text { NDRE }}$ low width | $\mathrm{t}_{\mathrm{RP}}$ | $(1+n) T-12$ |  | 38 | 43.5 | 62 | ns |
| 2 | $\overline{\text { NDRE }}$ data access time | tREA (3.0 V) |  | (1+n) T-25 | 25 | 30.5 | - |  |
|  |  | trea ( 2.7 V ) |  | $(1+n) T-30$ | - | - | 44 |  |
| 3 | Read data hold time | $\mathrm{t}_{\mathrm{OH}}$ | 0 |  | 0 | 0 | 0 |  |
| 4 | $\overline{\text { NDWE }}$ low width | twp | $(0.75+n) T-20$ |  | 17.5 | 21.6 | 35.5 |  |
| 5 | Write data setup time | $\mathrm{t}_{\text {DS }}$ | (3.25 + n) T-30 |  | 132.5 | 150.3 | 210.5 |  |
| 6 | Write data hold time | ${ }_{\text {DH }}$ | $0.25 \mathrm{~T}-2$ |  | 10.5 | 11.8 | 16.5 |  |

AC measuring conditions

- Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_{L}=50 \mathrm{pF}$
- Input level: High = 0.9 VCC, Low = 0.1 VCC

Note 1: The "n" shown in "Variable" refers to the wait number which is set to NDnFSPR [SPW3:0](SPW3:0) register.
Example: When NDnFSPR[SPW3:0](SPW3:0) = "0001", $\mathrm{t}_{\mathrm{RP}}=(1+\mathrm{n}) \mathrm{T}-12=2 \mathrm{~T}-12$
Note 2: The figures in the "Variable" column cover the whole VCC range ( 2.7 V to 3.6 V ). Exceptions are shown by the VCC (min), "( 3.0 V )" or "( 2.7 V )", added to the "Symbol" column.

Example: $(3.0 \mathrm{~V}): \mathrm{VCC}$ range $=3.0 \mathrm{~V}$ to 3.6 V


### 4.3.5 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| SCLK cycle | tscy | 16T |  | 0.8 | 0.888 | 1.184 | $\mu \mathrm{S}$ |
| Output data $\rightarrow$ SCLK rising/falling | toss | tscy/2-4T-110 |  | 90 | 114 | 186 |  |
| SCLK rising/falling $\rightarrow$ Output data hold | tohs | $\mathrm{tscr}^{\prime} / 2+2 \mathrm{~T}+0$ |  | 500 | 554 | 740 |  |
| SCLK rising/falling $\rightarrow$ Input data hold | thSR | $3 \mathrm{~T}+10$ |  | 160 | 175 | 232 | ns |
| SCLK rising/falling $\rightarrow$ Input data valid | tsRD |  | tscy - 0 | 800 | 888 | 1184 |  |
| Input data valid $\rightarrow$ SCLK rising/falling | trds | 0 |  | 0 | 0 | 0 |  |

(2) SCLK output mode (I/O Interface mode)

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| SCLK cycle (Programmable) | tscy | 16 T | 8192T | 0.8 | 0.888 | 1.184 | MS |
| Output data $\rightarrow$ SCLK rising/falling | toss | tscy/2-40 |  | 360 | 404 | 552 |  |
| SCLK rising/falling $\rightarrow$ Output data hold | tohs | tscy/2-40 |  | 360 | 404 | 552 |  |
| SCLK rising/falling $\rightarrow$ Input data hold | thSR | 0 |  | 0 | 0 | 0 | ns |
| SCLK rising/falling $\rightarrow$ Input data valid | tsRD |  | tSCY-1T-180 | 570 | 654 | 967 |  |
| Input data valid $\rightarrow$ SCLK rising/falling | trdS | $1 \mathrm{~T}+180$ |  | 230 | 233 | 253 |  |



### 4.3.6 Interrupt Operation

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| INT0 to INT5 low width | tintal | $4 \mathrm{~T}+40$ |  | 240 | 262 | 336 | ns |
| INTO to INT5 high width | tintah | $4 \mathrm{~T}+40$ |  | 240 | 262 | 336 |  |

### 4.3.7 LCD Controller (SR mode)

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| LCPO clock period ( = tm) | tcw | 2 T |  | 100 | 111 | 148 | ns |
| LCPO high width | tcw | $0.5 \mathrm{tm}-12$ |  | 38 | 43.5 | 62 |  |
| LCPO low width | tcw | $0.5 \mathrm{tm}-12$ |  | 38 | 43.5 | 62 |  |
| Data valid $\rightarrow$ LCPO falling | tosu | $0.5 \mathrm{tm}-20$ |  | 30 | 35.5 | 54 |  |
| LCPO falling $\rightarrow$ Data hold | tDHD | 0.5 tm -5 |  | 45 | 50.5 | 69 |  |

LCPO


### 4.3.8 $\quad \mathrm{I}^{2} \mathrm{~S}$ Timing ( $\mathrm{I}^{2} \mathrm{~S}$, SIO Mode)

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| I2SCKO clock period | $\mathrm{t}_{\mathrm{CR}}$ | T |  | 50 | 55 | 74 | ns |
| I2SCKO high width | $\mathrm{t}_{\mathrm{HB}}$ | $0.5 \mathrm{t}_{\mathrm{CR}}-15$ |  | 10 | 12 | 22 |  |
| I2SCKO low width | tLB | $0.5 \mathrm{t}_{\mathrm{CR}}-15$ |  | 10 | 12 | 22 |  |
| I2SDO, I2SWS setup time | tSD | $0.5 \mathrm{tCR}-15$ |  | 10 | 12 | 22 |  |
| I2SDO, I2SWS hold time | $\mathrm{t}_{\mathrm{HD}}$ | $0.5 \mathrm{t}_{\text {CR }}-5$ |  | 20 | 22 | 32 |  |

## AC measuring conditions

- Output level: High = 0.7 VCC, Low = 0.3 VCC, $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$



### 4.3.9 SPI control Timing

| Parameter | Symbol | Variable |  | 40 MHz | 36 MHz | 27 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |
| SPCLK frequency (=1/S) | $\mathrm{t}_{\mathrm{CR}}$ |  | 20 | 20 | 18 | 13.5 | MHz |
| SPCLK rising time | $\mathrm{t}_{\text {нв }}$ |  | 6 | 6 | 6 | 6 | ns |
| SPCLK falling time | $\mathrm{t}_{\mathrm{LB}}$ |  | 6 | 6 | 6 | 6 |  |
| SPCLK Low pulse width | $\mathrm{t}_{\text {SD }}$ | 0.5S-6 |  | 19 | 21 | 31 |  |
| SPCLK High pulse width | $\mathrm{t}_{\mathrm{HD}}$ | 0.5S-13 |  | 12 | 14 | 24 |  |
| Output data valid $\rightarrow$ SPCLK rise |  | 0.5S-18 |  | 7 | 9 | 19 |  |
| Output data valid $\rightarrow$ SPCLK fall |  | 0.5S-21 |  | 4 | 6 | 16 |  |
| SPCLK rise $\rightarrow$ Output data hold |  | 0.5S-10 |  | 15 | 17 | 27 |  |
| Input data valid $\rightarrow$ SPCLK rise |  | OS + 5 |  | 5 | 5 | 5 |  |
| SPCLK rise $\rightarrow$ Input data hold |  | OS + 5 |  | 5 | 5 | 5 |  |

AC measuring conditions

- Output level: $\mathrm{High}=0.7 \mathrm{VCC}$, Low $=0.3 \mathrm{VCC}, \mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$
- Input level: $\mathrm{High}=0.9 \mathrm{VCC}$, Low $=0.1 \mathrm{VCC}$

SPCLK output
(When SPIMD<TCPOL,RCPOL> = " 11 ")
SPCLK output
(When SPIMD<TCPOL,RCPOL> = " 00 ")

SPDO output

SPDI intput


### 4.3.10 External bus release function

| Parameter | Symbol | Variable |  | 40 MHz |  | 36 MHz |  | 27 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |  |  |  |  |  |
| Floating time until $\overline{\text { BUSRQ }}$ falling | $\mathrm{t}_{\text {ABA }}$ | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 30 | MHz |
| Floating time until BUSAK rising | $t_{\text {BAA }}$ | 0 | 30 | 0 | 30 | 0 | 30 | 0 | 30 | ns |



Note: This line show only that output buffer is OFF. This line does not show that signal level is middle.

### 4.4 AD Conversion Characteristics

| Parameter | Symbol | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog reference voltage (+) | $\mathrm{V}_{\text {REFH }}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Analog reference voltage (-) | $V_{\text {REFL }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{S S}$ | $\mathrm{V}_{\mathrm{SS}}+0.2$ |  |
| AD converter power supply voltage | $\mathrm{AV}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
| AD converter ground | $\mathrm{AV}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}$ |  |
| Analog input voltage | $A V_{\text {IN }}$ | $\mathrm{V}_{\text {REFL }}$ |  | $\mathrm{V}_{\text {REFH }}$ |  |
| Analog current for analog reference voltage <VREFON> = 1 | IREF |  | 0.8 | 1.35 | mA |
| Analog current for analog reference voltage <VREFON> = 0 |  |  | 0.02 | 5.0 | $\mu \mathrm{A}$ |
| Total error <br> (Quantize error of $\pm 0.5$ LSB is included.) | $\mathrm{E}_{\top}$ |  | $\pm 1.0$ | $\pm 4.0$ | LSB |

Note 1: 1LSB = (VREFH - VREFL) / 1024 [V]
Note 2: Minimum frequency for operation AD converter operation is guaranteed only when using fc (high-frequency oscillator). fs is not guaranteed. However, operation is guaranteed if the clock frequency selected by the clock gear is over 4 MHz .
Note 3: The value for Icc includes the current which flows through the $A V_{C C}$ pin.

### 4.5 Recommended Oscillation Circuit

The TMP92CA25 has been evaluated by the oscillator vender below. Use this information when selecting external parts.

Note: The total load value of the oscillator is the sum of external loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C 1 and C 2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.
(1) Connection example


High-frequency oscillator


Low-frequency oscillator
(2) Recommended ceramic oscillator: Murata Manufacturing Co., Ltd.

| MCU | Oscillation <br> Frequency <br> [MHZ] | Oscillator Product Number | Parameter of elements |  |  |  | Running Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{C} 1 \\ {[\mathrm{pF}]} \end{gathered}$ | $\begin{gathered} \mathrm{C} 2 \\ {[\mathrm{pF}]} \end{gathered}$ | Rf <br> [ $\Omega$ ] | Rd <br> [ $\Omega$ ] | Voltage of Power [V] | Ta [ $\left.{ }^{\circ} \mathrm{C}\right]$ |
| TMP92CA25FG | 6.00 | CSTCR6M00G55-R0 | (39) | (39) | Open | 0 | $2.7 \sim 3.6$ | $-20 \sim+80$ |
|  | 10.00 | CSTCE10M0G55-R0 | (33) | (33) |  |  |  |  |
|  | 20.00 | CSTCE20M0V53-R0 | (15) | (15) |  |  |  |  |

Note 1: The figure in parentheses () under C1 and C2 is the built-in condenser type.
Note 2: The product numbers and specifications of the oscillators made by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL:
http://www.murata.co.jp

## 5. Table of Special function registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 4 -Kbyte address space from 000000 H to 001 FFFH .

| (1) I/O Port | (11) UART/serial channel |
| :--- | :--- |
| (2) Interrupt control | (12) SBI |
| (3) Memory controller | (13) SPI controller |
| (4) MMU | (14) AD converter |
| (5) Clock gear, PLL | (15) Watchdog timer |
| (6) LCD controller | (16) RTC (Real time clock) |
| (7) Touch screen I/F | (17) Melody/alarm generator |
| (8) SDRAM controller | (18) NAND flash controller |
| (9) 8 -bit timer | (19) $\mathrm{I}^{2} \mathrm{~S}$ |
| (10) 16 -bit timer |  |

Table layout


Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.
Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

## Read/Write

R/W:
Both read and write are possible.
$\mathrm{R}: \quad$ Only read is possible.
$\mathrm{W}: \quad$ Only write is possible.
W *: $\quad$ Both read and write are possible (when this bit is read as " 1 ".)
Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are read-modify-write instructions.)
R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 I/O Register Address Map
[1] Port

| Address | Name |
| ---: | :--- |
| 0000 H |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H | P 1 |
| 5 H |  |
| 6 H | P 1 CR |
| 7 H | P 1 FC |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0010 H |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | $\mathrm{P6}$ |
| 9 H |  |
| AH | P6CR |
| BH | P6FC |
| CH | P7 |
| DH |  |
| EH | P7CR |
| FH | P7FC |


| Address | Name |
| ---: | :--- |
| 0020 H | P8 |
| 1 H | P8FC2 |
| 2 H |  |
| 3 H | P8FC |
| 4 H | P9 |
| 5 H | P9FC2 |
| 6 H | P9CR |
| 7 H | P9FC |
| 8 H | PA |
| 9 H |  |
| AH |  |
| BH | PAFC |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0030 H | PC |
| 1 H |  |
| 2 H | PCCR |
| 3 H | PCFC |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH | PF |
| DH | PFFC2 |
| EH | PFCR |
| FH | PFFC |


| Address | Name |
| ---: | :--- |
| 0040 H | PG |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH | PJ |
| DH |  |
| EH | PJCR |
| FH | PJFC |


| Address | Name |
| ---: | :--- |
| 0050 H | PK |
| 1 H |  |
| 2 H | PKCR |
| 3 H | PKFC |
| 4 H | PL |
| 5 H |  |
| 6 H | PLCR |
| 7 H | PLFC |
| 8 H | PM |
| 9 H |  |
| AH |  |
| BH | PMFC |
| CH | PN |
| DH |  |
| EH | PNCR |
| FH | PNFC |


| Address | Name |
| ---: | :--- |
| 0080 H |  |
| 1 H | P1DR |
| 2 H |  |
| 3 H |  |
| 4 H | P4DR |
| 5 H | P5DR |
| 6 H | P6DR |
| 7 H | P7DR |
| 8 H | P8DR |
| $9 H$ | P9DR |
| AH | PADR |
| BH |  |
| CH | PCDR |
| DH |  |
| EH |  |
| FH | PFDR |


| Address | Name |
| ---: | :--- |
| 0090 H | PGDR |
| 1 H |  |
| 2 H |  |
| 3 H | PJDR |
| 4 H | PKDR |
| 5 H | PLDR |
| 6 H | PMDR |
| 7 H | PNDR |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access un-named addresses.
[2] INTC

| Address | Name |
| ---: | :--- |
| OODOH | INTE12 |
| 1 H | INTE34 |
| 2 H |  |
| 3 H |  |
| 4 H | INTETA01 |
| 5 H | INTETA23 |
| 6 H |  |
| 7 H |  |
| 8 H | INTETB01 |
| 9 H |  |
| AH | INTETBOO |
| BH | INTESO |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 00 OH | INTESPI |
| 1 H | INTESBI |
| 2 H | Reserved |
| 3 H | Reserved |
| 4 H | Reserved |
| 5 H | INTALM01 |
| 6 H | INTALM23 |
| 7 H | INTALM4 |
| 8 H | INTERTC |
| 9 H | INTEKEY |
| AH | INTELCD |
| BH | INTE5I2S |
| CH | INTEND01 |
| DH | Reserved |
| EH | INTEP0 |
| FH | Reserved |


| Address | Name |
| ---: | :--- |
| 00 FOH | INTEOAD |
| 1 H | INTETC01 |
| 2 H | INTETC23 |
| 3 H | INTETC45 |
| 4 H | INTETC67 |
| 5 H | SIMC |
| 6 H | IIMC |
| 7 H | INTWDT |
| 8 H | INTCLR |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 0100 H | DMAOV |
| 1 H | DMA1V |
| 2 H | DMA2V |
| 3 H | DMA3V |
| 4 H | DMA4V |
| 5 H | DMA5V |
| 6 H | DMA6V |
| 7H | DMA7V |
| 8 H | DMAB |
| 9 H | DMAR |
| AH | Reserved |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[3] MEMC

| Address | Name |
| ---: | :--- |
| 0140 H | B0CSL |
| 1 H | BOCSH |
| 2 H | MAMR0 |
| 3 H | MSAR0 |
| 4 H | B1CSL |
| 5 H | B1CSH |
| 6 H | MAMR1 |
| 7 H | MSAR1 |
| 8H | B2CSL |
| 9 H | B2CSH |
| AH | MAMR2 |
| BH | MSAR2 |
| CH | B3CSL |
| DH | B3CSH |
| EH | MAMR3 |
| FH | MSAR3 |


| Address | Name |
| ---: | ---: |
| 0150 H |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | BEXCSL |
| 9 H | BEXCSH |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | ---: |
| 0160 H |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H | PMEMCR |
| 7 H |  |
| 8 H | MEMCRO |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[4] MMU

| Address | Name |
| ---: | :--- |
| 01 DOH | LOCALPX |
| 1 H | LOCALPY |
| 2 H |  |
| 3 H | LOCALPZ |
| 4 H | LOCALLX |
| 5 H | LOCALLY |
| 6 H |  |
| 7 H | LOCALLZ |
| 8 H | LOCALRX |
| 9 H | LOCALRY |
| AH |  |
| BH | LOCALRZ |
| CH | LOCALWX |
| DH | LOCALWY |
| EH |  |
| FH | LOCALWZ |

Note: Do not access un-named addresses.
[5] CGEAR, PLL

| Address | Name |
| ---: | :--- |
| 10 EOH | SYSCR0 |
| 1 H | SYSCR1 |
| 2 H | SYSCR2 |
| 3 H | EMCCR0 |
| 4 H | EMCCR1 |
| 5 H | EMCCR2 |
| 6 H | Reserved |
| 7 H |  |
| 8 H | PLLCR0 |
| 9 H | PLLCR1 |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[6] LCDC

| Address | Name | Address | Name |
| :---: | :---: | :---: | :---: |
| 0840H | LCDMODE0 | 0850H | LSARAL |
| 1H | LCDFFP | 1H | LSARAM |
| 2 H | LCDDVM | 2 H | LSARAH |
| 3H | LCDSIZE | 3 H | CMNAL |
| 4 H | LCDCTLO | 4 H | CMNAH |
| 5 H |  | 5 H |  |
| 6 H | LCDSCC | 6 H | LSARBL |
| 7H |  | 7H | LSARBM |
| 8 H |  | 8 H | LSARBH |
| 9 H |  | 9 H | CMNBL |
| AH |  | AH | CMNBH |
| BH |  | BH |  |
| CH |  | CH | LSARCL |
| DH |  | DH | LSARCM |
| EH |  | EH | LSARCH |
| FH |  | FH |  |

Note: Do not access un-named addresses.

| [7] TSI |  | [8] SDR | AMC | [9] 8-bit | timer | [10] 16-b | it timer |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | Name | Address | Name | Address | Name | Address | Name |
| 01FOH | TSICRO | 0250H | SDACR1 | 1100H | TA01RUN | 1180H | TBORUN |
| 1H | TSICR1 | 1H | SDACR2 | 1H |  | 1H |  |
| 2 H |  | 2 H | SDRCR | 2 H | taoreg | 2 H | TBOMOD |
| 3H |  | 3H | SDCMM | 3H | TA1REG | 3H | TBOFFCR |
| 4H |  | 4 H |  | 4H | TA01MOD | 4 H |  |
| 5 H |  | 5 H |  | 5 H | TA01FFCR | 5 H |  |
| 6 H |  | 6 H |  | 6 H |  | 6 H |  |
| 7H |  | 7H |  | 7H |  | 7H |  |
| 8 H |  | 8 H |  | 8 H | TA23RUN | 8 H | TBORGOL |
| 9 H |  | 9 H |  | 9 H |  | 9 H | tborgoh |
| AH |  | AH |  | AH | TA2REG | AH | tborgil |
| BH |  | BH |  | BH | ta3REG | BH | tborgit |
| CH |  | CH |  | CH | TA23MOD | CH | TBOCPOL |
| DH |  | DH |  | DH | TA3FFCR | DH | TBOCPOH |
| EH |  | EH |  | EH |  | EH | TB0CP1L |
| FH |  | FH |  | FH |  | FH | TB0CP1H |

[11] SIO

| Address | Name |
| ---: | :--- |
| 1200 H | SCOBUF |
| 1 H | SOCOR |
| 2 H | SCOMODO |
| 3 H | SRoCR |
| 4 H | BROADD |
| 5 H | SCOMOD1 |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[12] SBI

| Address | Name |
| ---: | :--- |
| 1240 H | SBIOCR1 |
| 1 H | SBIODBR |
| 2 H | I2COAR |
| 3 H | SBIOCR2/SBIIOSR |
| 4 H | SBIOBR0 |
| 5 H | SBIOBR1 |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| $9 H$ |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access un-named addresses.
[13] SPI controller

| Address | Name | Address | Name |
| :---: | :---: | :---: | :---: |
| 0820H | SPIMD | 0830H | SPITD |
| 1H | SPIMD | 1H | SPITD |
| 2 H | SPICT | 2 H | SPIRD |
| 3 H | SPICT | 3 H | SPIRD |
| 4 H | SPIST | 4 H | SPITS |
| 5 H | SPIST | 5 H | SPITS |
| 6 H | SPICR | 6 H | SPIRS |
| 7H | SPICR | 7H | SPIRS |
| 8 H | SPIIS | 8 H |  |
| 9 H | SPIIS | 9 H |  |
| AH | SPIWE | AH |  |
| BH | SPIWE | BH |  |
| CH | SPIIE | CH |  |
| DH | SPIIE | DH |  |
| EH | SPIIR | EH |  |
| FH | SPIIR | FH |  |

Note: Do not access un-named addresses.
[14] 10-bit ADC

| Address | Name |
| ---: | :--- |
| 12 AOH | ADREGOL |
| 1 H | ADREGOH |
| 2 H | ADREG1L |
| 3 H | ADREG1H |
| 4 H | ADREG2L |
| 5 H | ADREG2H |
| 6 H | ADREG3L |
| 7 H | ADREG3H |
| 8 H | Reserved |
| 9 H | Reserved |
| AH | Reserved |
| BH | Reserved |
| CH | Reserved |
| DH | Reserved |
| EH | Reserved |
| FH | Reserved |


| Address | Name |
| ---: | ---: |
| 12 BOH |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | ADMOD0 |
| 9 H | ADMOD1 |
| AH | ADMOD2 |
| BH | Reserved |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[15] WDT

| Address | Name |
| ---: | :--- |
| 1300 H | WDMOD |
| 1 H | WDCR |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[16] RTC

| Address | Name |
| ---: | :--- |
| 1320 H | SECR |
| 1 H | MINR |
| 2 H | HOURR |
| 3 H | DAYR |
| 4 H | DATER |
| 5 H | MONTHR |
| 6 H | YEARR |
| 7 H | PAGER |
| 8 H | RESTR |
| $9 H$ |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

[17] MLD

| Address | Name |
| ---: | :--- |
| 1330 H | ALM |
| 1 H | MELALMC |
| 2 H | MELFL |
| 3 H | MELFH |
| 4 H | ALMINT |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access un-named addresses.
[18] NAND flash controller

| Address | Name |
| ---: | :--- |
| 1 CCOH |  |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H | NDOFMCR |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | NDOFSR |
| 9 H |  |
| AH |  |
| BH |  |
| CH | NDOFISR |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 1 CDOH | NDOFIMR |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H | NDOFSPR |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | NDOFRSTR |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 1 CEOH |  |
| $1 H$ |  |
| $2 H$ |  |
| $3 H$ |  |
| $4 H$ | ND1FMCR |
| 5 H |  |
| $6 H$ |  |
| $7 H$ |  |
| $8 H$ | ND1FSR |
| $9 H$ |  |
| AH |  |
| BH |  |
| CH | ND1FISR |
| DH |  |
| EH |  |
| FH |  |


| Address | Name |
| ---: | :--- |
| 1 CFOH | ND1FIMR |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H | ND1FSPR |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | ND1FRSTR |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

$\left.\begin{array}{|c|c|}\hline \text { Address } & \text { Name } \\ \hline \text { 1D00H } & \text { NDOFDTR, } \\ \text { to } & \text { ND1FDFTR }\end{array}\right)$

| Address | Name |
| :---: | :---: |
| 1CBOH <br> to <br> 1CB5H | ND0ECCRD |
|  | ND1ECCRD |
|  |  |
|  |  |
|  |  |


| Address | Name |
| ---: | :--- |
| 01 COH | NDCR |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H |  |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH |  |
| FH |  |

Note: Do not access un-named addresses.
[19] I ${ }^{2} \mathrm{~S}$

| Address | Name |
| ---: | ---: |
| 0800 H | I2SBUFR |
| 1 H |  |
| 2 H |  |
| 3 H |  |
| 4 H |  |
| 5 H |  |
| 6 H |  |
| 7 H |  |
| 8 H | I2SBUFL |
| 9 H |  |
| AH |  |
| BH |  |
| CH |  |
| DH |  |
| EH | I2SCTLO |
| FH | I2SCTLO |

Note: Do not access un-named addresses.
(1) I/O ports (1/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1 | Port 1 | 0004H | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port (Output latch register is cleared to "0") |  |  |  |  |  |  |  |
| P6 | Port 6 | 0018H | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port (Output latch register is cleared to "0") |  |  |  |  |  |  |  |
| P7 | Port 7 | 001CH | - | P76 | P75 | P74 | P73 | P72 | P71 | P70 |
|  |  |  | - | R/W |  |  |  |  |  |  |
|  |  |  | Data from external port  <br> (Output latch register is from external port  <br> (Output latch register is  <br> set to " 1 ") cleared to " 0 ") |  |  |  |  | Data from external port (Output latch register is set to "1") |  | 1 |
| P8 | Port 8 | 0020H | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| P9 | Port 9 | 0024H | P97 | P96 | P95 | P94 | P93 | P92 | P91 | P90 |
|  |  |  | R |  | R/W |  |  |  |  |  |
|  |  |  | Data from external port |  | 0 | Data from external port (Output latch register is set to "1") |  |  |  |  |
| PA | Port A | 0028H | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Data from external port |  |  |  |  |  |  |  |
| PC | Port C | 0030H | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port (Output latch register is set to "1") |  |  |  |  |  |  |  |
| PF | Port F | 003CH | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PFO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | Data from external port (Output latch register is set to "1") |  |  |  |  |  |  |
| PG | Port G | 0040H | - |  | S |  | PG3 | PG2 | PG1 | PGO |
|  |  |  | - |  | $\mathrm{S}^{-}$ | - | R |  |  |  |
|  |  |  |  |  | $\mathrm{P}^{\text {PJ }}$ | - | Data from external port |  |  |  |
| PJ | Port J | 004CH | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | $\begin{array}{r} \mathrm{D} \\ \text { ext } \\ \text { (Outpu } \\ \text { is } \end{array}$ | m <br> port register "1") | 1 | 1 | 1 | 1 | 1 |
| PK | Port K | 0050H | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port(Output latch register is cleared to " 0 ") |  |  |  | 0 | 0 | 0 | 0 |
| PL | Port L | 0054H | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PLO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port(Output latch register is cleared to "0") |  |  |  | 0 | 0 | 0 | 0 |
| PM | Port M | 0058H | - |  | - | - | - | PM2 | PM1 |  |
|  |  |  | - |  |  |  |  | R/W |  | - |
|  |  |  |  |  |  |  |  | 1 | 1 |  |
| PN | Port N | 005CH | PN7 | PN6 | PN5 | PN4 | PN3 | PN2 | PN1 | PN0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Data from external port (Output latch register is set to "1") |  |  |  |  |  |  |  |

(1) I/O ports (2/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1CR | Port 1 control register | 0006H (Prohibit RMW) | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Input 1: Output |  |  |  |  |  |  |  |
| P1FC | Port 1 function register | 0007H (Prohibit RMW) | ${ }^{2}$ | - |  |  | 1:0uput | - | ${ }^{-}$ | P1F |
|  |  |  | $\bigcirc$ | - | $\mathrm{S}^{\text {S }}$ | ${ }^{2}$ | - | - | - | W |
|  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\checkmark$ | - | - | 0/1 |
|  |  |  |  |  |  |  |  |  |  | 0 :Port <br> 1:Data bus <br> (D8 to D15) |
| P6CR | Port 6 control register | 001AH <br> (Prohibit RMW) | P67C | P66C | P65C | P64C | P63C | P62C | P61C | P60C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Input 1: Output |  |  |  |  |  |  |  |
| P6FC | Port 6 function register | 001BH <br> (Prohibit RMW) | P67F | P66F | P65F | P64F | P63F | P62F | P61F | P60F |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0: Port 1: Address bus (A16 to A23) |  |  |  |  |  |  |  |
| P7CR | Port 7 control register | 001EH (Prohibit RMW) | , | P76C | P75C | P75C | P74C | P72C | P71C |  |
|  |  |  | - | W |  |  |  |  |  | $\bigcirc$ |
|  |  |  | - | 0 | 0 | 0 | 0 | 0 | 0 | - |
|  |  |  |  | 0: Input 1: Output |  |  |  |  |  |  |
| P7FC | Port 7 function register | 001FH (Prohibit RMW) | $\bigcirc$ | P76F | P75F | P74F | P73F | P72F | P71F | P70F |
|  |  |  | $\bigcirc$ | W |  |  |  |  |  |  |
|  |  |  | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\text { WAIT }} \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \mathrm{NDR} / \overline{\mathrm{B}} \\ & \text { at } \\ & <P 75>=1 \text {, } \\ & \mathrm{R} / \overline{\mathrm{W}} \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: EA25 } \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: EA24 } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { 0: Port } \\ \text { 1: } \overline{\text { NDWE }} \\ \text { at }<\text { P72>=0, } \\ \overline{\text { WRLU }} \\ \text { at }<\text { P72>=1 } \end{array}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\text { NDRE }} \\ & \text { at<P71>=0, } \\ & \overline{\text { WRLL }} \\ & \text { at<P71>=1 } \end{aligned}$ | $\begin{array}{\|l\|l} \text { 0: Port } \\ \text { 1: } \end{array}$ |
| P8FC | Port 8 function register | 0023H (Prohibit RMW) | P87F | P86F | P85F | P84F | P83F | P82F | P81F | P80F |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\text { CSZE }} \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\text { CSZD }} \end{aligned}$ | 0: Port ${ }_{\text {1: }}$ ( $\frac{\text { CSZC }}{\text { ND1CE }}$, | 0: Port ${ }^{\text {1: }} \frac{\overline{\text { CSZB }}}{}$, | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\mathrm{CS} 3} \end{aligned}$ | 0: Port, CSZA 1: $\overline{\mathrm{CS} 2}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\mathrm{CS} 1} \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \overline{\mathrm{CSO}} \end{aligned}$ |
| P8FC2 | Port 8 function register2 | 0021H <br> (Prohibit RMW) | P87F2 | P86F2 | P85F2 | P84F2 | - | P82F2 | P81F2 | - |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $0: \text { <P87F> }$ <br> 1:Reserved | 0: <P86F> <br> 1: Reserved | $\begin{array}{\|l} \hline \text { 0: } \frac{\text { Port, }}{\text { CSZC }} \\ \text { 1: } \frac{\text { ND1CE }}{} \end{array}$ | 0: $\frac{\frac{\text { Port, }}{\text { CSZB }}}{\text { 1: }}$ | Always write | $\begin{array}{\|l\|} \hline \frac{1: \text { Port }}{\mathrm{CS2}} \\ \text { 1: } \overline{\mathrm{CSZA}} \\ \hline \end{array}$ | $\begin{aligned} & 0: \text { <P81F> } \\ & \text { 1: } \overline{\text { SDCS }} \end{aligned}$ | Always write "0" |

(1) I/O ports (3/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P9CR | Port 9 control register | 0026H <br> (Prohibit RMW) | ${ }^{2}$ | ${ }^{2}$ | P95C | P94C | P93C | P92C | P91C | P90C |
|  |  |  | - | - | W |  |  |  |  |  |
|  |  |  | $\bigcirc$ | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \\ & \text { CLK32KO } \end{aligned}$ | 0: Port <br> 1: Port, <br> SCL | 0 :Port <br> 1: Port, <br> SDA | 0:Port, <br> SCLKO, <br> CTS0 <br> I2SWS <br> 1:Port, <br> SCLK0 | $\begin{gathered} \hline \text { 0: Port, } \\ \text { RXDO } \\ \text { I2SDO } \\ \text { 1: Port } \end{gathered}$ | $\begin{aligned} & \text { 0:Port, } \\ & \text { I2SCKO } \\ & \text { 1: Port, } \\ & \text { TXD0 } \end{aligned}$ |
| P9FC | Port 9 function register | 0027H (Prohibit RMW) | P97F | P96F | P95F | P94F | P93F | P92F | P91F | P90F |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: INT5 } \end{array}$ | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: INT4 } \end{aligned}$ | 0 :Port, <br> CLK32KO <br> 1: Reserved | $\begin{array}{\|l\|l} \text { 0: Port } \\ \text { 1: SCL } \end{array}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: SDA } \end{aligned}$ | $\begin{array}{\|c\|} \hline 0: \text { Port, } \\ \text { SCLK0, } \\ \hline \text { CTS0 } \\ \text { 1: I2SWS, } \\ \text { SCLKO } \\ \hline \end{array}$ | $\begin{gathered} \text { 0: Port, } \\ \text { RXDO } \\ \text { 1: I2SDO } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { 0: } \text { Port } \\ \text { 1: } \text { I2SCKO, } \\ \text { TXD0 } \end{array}$ |
| P9FC2 | Port 9 function register2 | $0025 \mathrm{H}$ <br> (Prohibit RMW) | - | T | $\mathrm{S}^{2}$ | P94F2 | P93F2 | ${ }^{\text {Scle }}$ | S | P90FC2 |
|  |  |  | $\bigcirc$ | $\mathrm{S}^{-}$ | $\xrightarrow{-}$ | W |  | $\mathrm{S}^{\text {c- }}$ | , | W |
|  |  |  | $\bigcirc$ | - | $\bigcirc$ | 0 | 0 | $\mathrm{S}^{\text {c }}$ | - | 0 |
|  |  |  |  |  |  | 0: CMOS <br> 1: Open drain | $\begin{aligned} & \text { 0: CMOS } \\ & \text { 1: Open } \\ & \text { drain } \end{aligned}$ |  |  | $\begin{gathered} \text { 0: CMOS } \\ \text { 1: Open } \\ \text { drain } \\ \hline \end{gathered}$ |
| PAFC | Port A function register | 002BH (Prohibit RMW) | PA7F | PA6F | PA5F | PA4F | PA3F | PA2F | PA1F | PAOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Key-in disable |  |  |  | 1: Key-in enable |  |  |  |
| PCCR | Port C control register | 0032H <br> (Prohibit RMW) | PC7C | PC6C | PC5C | PC4C | PC3C | PC2C | PC1C | PC0C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Input 1: Output |  |  |  |  |  |  |  |
| PCFC | Port C function register | 0033H (Prohibit RMW) | PC7F | PC6F | PC5F | PC4F | PC3F | PC2F | PC1F | PCOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: } \overline{\text { CSZF }}, \\ & \text { EA25 at } \\ & <P C 7\rangle=0 \end{aligned}$ | 0: Port <br> 1:KO8 <br> (Open <br> $\quad$-Drain) <br> EA24 at <br> $<$ PC6> $=0$ | 0: Port 1:Reserved | 0: Port <br> 1:Reserved | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: INT3 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: INT2, } \\ \text { TBOOUTO } \end{array}$ | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: INT1, } \\ & \text { TA3OUT } \end{aligned}$ | 0: Port <br> 1: INTO, <br> TA1OUT |

(1) I/O ports (4/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFCR | Port F control register | 003EH <br> (Prohibit RMW) | $\bigcirc$ | PF6C | PF5C | PF4C | PF3C | PF2C | PF1C | PFOC |
|  |  |  | - | W |  |  |  |  |  |  |
|  |  |  | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: Port } \end{array}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: Port } \end{aligned}$ | $\begin{array}{l\|l\|} \hline \text { 0: Port } \\ \text { 1: Port } \end{array}$ | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: Port } \end{aligned}$ | o: Port, <br> SCLKO, <br> $\overline{\mathrm{CTSO}}$, <br> (From PF2 at <br> <PF2> = 0) <br> (from P92 at <br> <PF2> = 1) <br> 1: Port, <br> SCLKO | $\begin{aligned} & \text { 0: Port, } \\ & \quad \text { RXDO } \\ & \text { 1: Port } \end{aligned}$ | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: Port, } \\ & \text { TXDO } \end{aligned}$ |
|  |  |  | PF7F | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PFOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PFFC | Port F function register | 003FH <br> (Prohibit RMW) | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: SDCLK } \end{array}$ | 0: Port <br> 1: Reserved | 0: Port <br> 1:Reserved | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1:Reserved } \end{array}$ | 0: Port <br> 1:Reserved | o: Port, $\qquad$ <br> sCLKo, CTSO <br> (from PF2 at <br> <PF2>=0) <br> (from P92 at <br> <PF2> $=1$ ) <br> 1:SCLKo | 0: Port <br> RXD0 <br> (from PF1 <br> pin) <br> 1: RXD0 <br> (from P91 <br> pin) | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: TXDO } \end{aligned}$ |
| PFFC2 | Port F function register2 | 003DH <br> (Prohibit <br> RMW) | - | ${ }^{\text {a }}$ | - | ${ }^{\text {a }}$ | - | - | - | PFOF2 |
|  |  |  | W | $\bigcirc$ | - | - | - | W |  | W |
|  |  |  | 0 | - | - | - | - | 0 | $\bigcirc$ | 0 |
|  |  |  | Always write " 0 " |  |  |  |  | $\begin{aligned} & \text { Always } \\ & \text { write "0" } \end{aligned}$ |  | Output buffer 0: CMOS <br> 1: <br> Open-drain |
| PJCR | Port J control register | 004EH <br> (Prohibit RMW) |  | PJ6C | PJ5C |  |  |  |  |  |
|  |  |  | $\bigcirc$ | W |  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - |
|  |  |  | - | 0 | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  |  |  | 0:Input 1: Output |  |  |  |  |  |  |
| PJFC | Port J function register | 004FH <br> (Prohibit RMW) | PJ7F | PJ6F | PJ5F | PJ4F | PJ3F | PJ2F | PJ1F | PJOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: SDCKE } \\ & \text { at }\langle\text { PJ7> }=1 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0: } \text { Port } \\ \text { 1: } \text { NDCLE at } \\ \text { <PJ6>=0 } \end{array}$ | 0: Port <br> 1: NDALE at <PJ5>=0 | $\begin{aligned} & \hline 0 \text { : Port } \\ & \text { : } \\ & \text { SDLUDQM } \\ & \text { at <PJ4>=1 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: } \\ \text { SDLLDQM } \\ \text { at }\langle\text { PJ3 }\rangle=1 \end{array}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \frac{\overline{\text { SDWE }},}{\text { SDWR }} \end{aligned}$ |  | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: } \frac{\text { SDRAS }}{\text { SRLLB }} \end{aligned}$ |
| PKCR | Port K <br> Control <br> Register | 0052H <br> (Prohibit <br> RMW) | PK7C | PK7C | PK7C | PK7C | , |  |  |  |
|  |  |  | W |  |  |  | $\bigcirc$ | - | $\bigcirc$ |  |
|  |  |  | 0 | 0 | 0 | 0 | , | S | - |  |
|  |  |  | 0:Input 1: Output |  |  |  |  |  |  |  |
| PKFC | Port K function register | 0053H <br> (Prohibit RMW) | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PKOF |
|  |  |  |  |  |  |  | W |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: SPCLK } \end{array}$ | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: SPCS } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { 0: Port } \\ & \text { 1: SPDO } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: SPDI } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { 0: Port } \\ \text { 1: } \text { LBCD } \\ \hline \end{array}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: LFR } \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: LLP } \end{aligned}$ | $\begin{aligned} & \hline \text { o: Port } \\ & \text { 1: LCPO } \end{aligned}$ |

(1) I/O ports (5/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PLCR | Port L control register | 0056H <br> (Prohibit RMW) | PL7C | PL6C | PL5C | PL4C |  |  | ${ }^{1}$ | ${ }^{-}$ |
|  |  |  | W |  |  |  | - | ${ }^{-}$ | $\bigcirc$ | $\square^{-}$ |
|  |  |  | 0 | 0 | 0 | 0 |  |  | - | $\square^{\square}$ |
|  |  |  | 0: Input 1: Output |  |  |  |  |  |  |  |
| PLFC | Port L function register | 0057H <br> (Prohibit RMW) | PL7F | PL6F | PL5F | PL4F | PL3F | PL2F | PL1F | PLOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0 : Port <br> 1: LD7, <br> BUSAK | 0: Port <br> 1: LD6, <br> BUSRQ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: LD5 } \end{aligned}$ | $\begin{aligned} & \text { 0: Port } \\ & \text { 1: LD4 } \end{aligned}$ | 0: Port 1: Data bus for LCDC (LD3 to LD0) |  |  |  |
| PMFC | Port M function register | 005BH <br> (Prohibit RMW) |  |  |  |  |  | PM2F | PM1F |  |
|  |  |  | $\bigcirc$ |  |  |  |  | W |  | $\bigcirc$ |
|  |  |  |  |  |  |  |  | 0 | 0 |  |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 0: } \frac{\text { Port }}{} 1 \frac{\frac{\text { ALARM }}{\text { MLDALM }}}{} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { 0: } \text { Port } \\ \text { 1: MLDALM } \\ \text { output } \\ \hline \end{array}$ |  |
| PNCR | Port N <br> Control <br> Register | 005EH <br> (Prohibit RMW) | PN7C | PN6C | PN5C | PN4C | PN3C | PN2C | PN1C | PNOC |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0:Input 1: Output |  |  |  |  |  |  |  |
| PNFC | Port N <br> Function <br> Register | $005 \mathrm{FH}$ <br> (Prohibit RMW) | PN7F | PN6F | PN5F | PN4F | PN3F | PN2F | PN1F | PNOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0 : CMOS output 1: Open drain output |  |  |  |  |  |  |  |

(1) I/O ports (6/7)

(1) I/O ports (7/7)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PJDR | Port J drive register | 0093H | PJ7D | PJ6D | PJ5D | PJ4D | PJ3D | PJ2D | PJ1D | PJ0D |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |
| PKDR | Port K drive register | 0094H | PK7D | PK6D | PK5D | PK4D | PK3D | PK2D | PK1D | PKOD |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |
| PLDR | Port L drive register | 0095H | PL7D | PL6D | PL5D | PL4D | PL3D | PL2D | PL1D | PLOD |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |
| PMDR | Port M drive register | 0096H |  |  |  |  |  | PM2D | PM1D |  |
|  |  |  | - |  |  |  |  | R/W |  | - |
|  |  |  |  |  |  |  |  | 1 | 1 |  |
|  |  |  |  |  |  |  |  | Input/O drive for sta | t buffer ister mode |  |
| PNDR | Port N drive register | 0097H | PN7D | PN6D | PN5D | PN4D | PN3D | PN2D | PN1D | PNOD |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Input/Output buffer drive register for standby mode |  |  |  |  |  |  |  |

(2) Interrupt control (1/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTE12 | INT1 \& INT2 enable | 00DOH | INT2 |  |  |  | INT1 |  |  |  |
|  |  |  | I2C | 12M2 | I2M1 | 12M0 | I1C | I1M2 | I1M1 | I1M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE34 | INT3 \& INT4 enable | 00D1H | INT4 |  |  |  | INT3 |  |  |  |
|  |  |  | 14C | 14M2 | 14M1 | 14M0 | I3C | I3M2 | I3M1 | I3M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETA01 | INTTAO \& INTTA1 enable | 00D4H | INTTA1 (TMRA1) |  |  |  | INTTA0 (TMRA0) |  |  |  |
|  |  |  | ITA1C | ITA1M2 | ITA1M1 | ITA1M0 | ITA0C | ITA0M2 | ITA0M1 | ITA0M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETA23 |  <br> INTTA3 <br> enable | 00D5H | INTTA3 (TMRA3) |  |  |  | INTTA2 (TMRA2) |  |  |  |
|  |  |  | ITA3C | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETB01 | INTTBO \& INTTB1 enable | 00D8H | INTTB1 (TMRB1) |  |  |  | INTTB0 (TMRB0) |  |  |  |
|  |  |  | ITB1C | ITB1M2 | ITB1M1 | ITB1M0 | ITB0C | ITB0M2 | ITB0M1 | ITB0M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETBOO | INTTBOO (Overflow) enable | OODAH | - |  |  |  | INTTBO0 (TMRB0) |  |  |  |
|  |  |  | - | - | - | - | ITBOOC | ITBO0M2 | ITBO0M1 | ITBO0M0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTES0 | INTRXO \& INTTXO enable | 00DBH | INTTX0 |  |  |  | INTRX0 |  |  |  |
|  |  |  | ITXOC | ITX0M2 | ITX0M1 | ITX0M0 | IRX0C | IRX0M2 | IRX0M1 | IRXOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTESPI | INTSPI enable | OOEOH | INTSPI |  |  |  | - |  |  |  |
|  |  |  | ISPIC | ISPIM2 | ISPIM1 | ISPIM0 | - | - | - | - |
|  |  |  | R | R/W |  |  | - | - |  |  |
|  |  |  | 0 | 0 | 0 | 0 | Always write "0" |  |  |  |
| INTESBI | INTSBI enable | 00E1H | - |  |  |  | INTSBI |  |  |  |
|  |  |  | - | - | - | - | ISBIC | ISBIM2 | ISBIM1 | ISBIM0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTEALM01 | INTALMO \& INTALM1 enable | 00E5H | INTALM1 |  |  |  | INTALMO |  |  |  |
|  |  |  | IA1C | IA1M2 | IA1M1 | IA1M0 | IAOC | IAOM2 | IA0M1 | IAOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTEALM23 | INTALM2 \& INTALM3 enable | 00E6H | INTALM3 |  |  |  | INTALM2 |  |  |  |
|  |  |  | IA3C | IA3M2 | IA3M1 | IA3M0 | IA2C | IA2M2 | IA2M1 | IA2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(2) Interrupt control (2/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTEALM4 | INTALM4 enable | 00E7H | - |  |  |  | INTALM4 |  |  |  |
|  |  |  | - | - | - | - | IA4C | IA4M2 | IA4M1 | IA4M0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTERTC | INTRTC enable | 00E8H | - |  |  |  | INTRTC |  |  |  |
|  |  |  | - | - | - | - | IRC | IRM2 | IRM1 | IRM0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTEKEY | INTKEY enable | 00E9H | - |  |  |  | INTKEY |  |  |  |
|  |  |  | - | - | - | - | IKC | IKM2 | IKM1 | IKM0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTELCD | INTLCD enable | OOEAH | - |  |  |  | INTLCD |  |  |  |
|  |  |  | - | - | - | - | ILCD1C | ILCDM2 | ILCDM1 | ILCDM0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |
| INTE5I2S | INT5 \& INTI2S enable | O0EBH | INTI2S |  |  |  | INT5 |  |  |  |
|  |  |  | II2SC | II2SM2 | II2SM1 | II2SM0 | 15C | 15M2 | 15M1 | 15M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTEND01 | INTNDFO \& INTNDF1 enable | OOECH | INTNDF1 |  |  |  | INTNDFO |  |  |  |
|  |  |  | IN1C | IN1M2 | IN1M1 | IN1M0 | INOC | INOM2 | IN0M1 | INOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTEPO | INTPO enable | OOEEH | - |  |  |  | INTP0 |  |  |  |
|  |  |  | - | - | - | - | IPOC | IP0M2 | IP0M1 | IPOM0 |
|  |  |  | - | - |  |  | R | R/W |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | 0 | 0 | 0 |

(2) Interrupt control (3/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTEOAD | INTO \& INTAD enable | 00FOH | INTAD |  |  |  | INT0 |  |  |  |
|  |  |  | IADC | IADM2 | IADM1 | IADM0 | IOC | IOM2 | IOM1 | IOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETC01 | INTTCO \& INTTC1 enable | 00F1H | INTTC1 (DMA1) |  |  |  | INTTCO (DMAO) |  |  |  |
|  |  |  | ITC1C | ITC1M2 | ITC1M1 | ITC1M0 | ITC0C | ITC0M2 | ITC0M1 | ITCOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETC23 |  <br> INTTC3 <br> enable | 00F2H | INTTC3 (DMA3) |  |  |  | INTTC2 (DMA2) |  |  |  |
|  |  |  | ITC3C | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETC45 |  <br> INTTC5 enable | 00F3H | INTTC5 (DMA5) |  |  |  | INTTC4 (DMA4) |  |  |  |
|  |  |  | ITC5C | ITC5M2 | ITC5M1 | ITC5M0 | ITC4C | ITC4M2 | ITC4M1 | ITC4M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETC67 | INTTC6 \& INTTC7 enable | 00F4H | INTTC7 (DMA7) |  |  |  | INTTC6 (DMA6) |  |  |  |
|  |  |  | ITC7C | ITC7M2 | ITC7M1 | ITC7M0 | ITC6C | ITC6M2 | ITC6M1 | ITC6M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SIMC | SIO <br> interrupt mode control | 00F5H (Prohibit RMW) | - | - | - | - | $\xrightarrow{ }$ | $\mathrm{S}^{-}$ | - | IROLE |
|  |  |  | W | - | - | - | $\mathrm{C}^{-}$ | - | W |  |
|  |  |  | 0 | $\bigcirc$ | , | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | 1 |
|  |  |  | Always write "0". |  |  |  |  |  | Always write " 1 ". | 0: INTRXO edge mode <br> 1: INTRX0 level mode |
| IIMC | Interrupt input mode control | 00F6H (Prohibit RMW) | I5EDGE | I4EDGE | I3EDGE | I2EDGE | I1EDGE | IOEDGE | IOLE | - |
|  |  |  | W |  |  |  |  |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | INT5 <br> edge <br> 0 : Rising <br> 1: Falling | INT4 edge 0: Rising 1: Falling | INT3 edge 0: Rising 1: Falling | INT2 <br> edge <br> 0: Rising <br> 1: Falling | INT1 edge 0: Rising 1: Falling | INTO <br> edge <br> 0: Rising <br> 1: Falling | $\begin{array}{\|c} \hline \text { 0: } \begin{array}{c} \text { INT0 } \\ \text { edge } \\ \text { mode } \end{array} \\ \text { 1:INT0 } \\ \text { level } \\ \text { mode } \\ \hline \end{array}$ | Always write "0". |
| INTWDT | INTWD enable | 00F7H | - |  |  |  | INTWD |  |  |  |
|  |  |  | - | - | - | - | ITCWD | - | - | - |
|  |  |  | - | - |  |  | R |  |  |  |
|  |  |  | Always write "0" |  |  |  | 0 | - | - | - |
| INTCLR | Interrupt clear control | 00F8H <br> (Prohibit RMW) | CLRV7 | CLRV6 | CLRV5 | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRV0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Interrupt vector |  |  |  |  |  |  |  |

(2) Interrupt control (4/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMA0V | DMAO start vector | 0100H | - | - | DMA0V5 | DMA0V4 | DMAOV3 | DMAOV2 | DMA0V1 | DMAOV0 |
|  |  |  | $\xrightarrow{-}$ | $\mathrm{S}^{2}$ | R/W |  |  |  |  |  |
|  |  |  | $\bigcirc$ | $\bigcirc{ }^{-}$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA0 start vector |  |  |  |  |  |
| DMA1V | DMA1 start vector | 0101H | ${ }^{-}$ | - | DMA1V5 | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
|  |  |  | $\xrightarrow{-}$ | - | R/W |  |  |  |  |  |
|  |  |  | - | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA1 start vector |  |  |  |  |  |
| DMA2V | DMA2 <br> start vector | 0102H |  | - | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
|  |  |  | - | $\checkmark$ | R/W |  |  |  |  |  |
|  |  |  | - | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA2 start vector |  |  |  |  |  |
| DMA3V | DMA3 start vector | 0103H | , | - | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
|  |  |  | $\bigcirc$ | $\xrightarrow{\square}$ | R/W |  |  |  |  |  |
|  |  |  | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA3 start vector |  |  |  |  |  |
| DMA4V | DMA4 start vector | 0104H | S | - | DMA4V5 | DMA4V4 | DMA4V3 | DMA4V2 | DMA4V1 | DMA4V0 |
|  |  |  |  | $\bigcirc$ | R/W |  |  |  |  |  |
|  |  |  | $\xrightarrow{-}$ | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA4 start vector |  |  |  |  |  |
| DMA5V | DMA5 start vector | 0105H | $\mathrm{S}^{-}$ | S | DMA5V5 | DMA5V4 | DMA5V3 | DMA5V2 | DMA5V1 | DMA5V0 |
|  |  |  | $\xrightarrow{ }$ | - | R/W |  |  |  |  |  |
|  |  |  | $\bigcirc$ | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA5 start vector |  |  |  |  |  |
| DMA6V | DMA6 start vector | 0106H | $\xrightarrow{-}$ | $\xrightarrow{-}$ | DMA6V5 | DMA6V4 | DMA6V3 | DMA6V2 | DMA6V1 | DMA6V0 |
|  |  |  | - | $\bigcirc$ | R/W |  |  |  |  |  |
|  |  |  | - |  | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA6 start vector |  |  |  |  |  |
| DMA7V | DMA7 start vector | 0107H | $\mathrm{S}^{2}$ | - | DMA7V5 | DMA7V4 | DMA7V3 | DMA7V2 | DMA7V1 | DMA7V0 |
|  |  |  | - | $\xrightarrow{ }$ | R/W |  |  |  |  |  |
|  |  |  | - | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | DMA7 start vector |  |  |  |  |  |
| DMAB | DMA burst | 0108H | DBST7 | DBST6 | R/W |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: DMA request on burst mode |  |  |  |  |  |  |  |
| DMAR | DMA request | 0109H (Prohibit RMW) | DREQ7 | DREQ6 | DREQ5 | DREQ4 | DREQ3 | DREQ2 | DREQ1 | DREQ0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 1: DMA request in software |  |  |  |  |  |  |  |

(3) Memory controller (1/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0CSL | BLOCKO <br> CS/WAIT <br> control <br> register low | 0140H <br> (Prohibit RMW) | ${ }^{2}$ | B0WW2 | B0WW1 | B0WW0 | ${ }^{2}$ | BOWR2 | B0WR1 | BOWR0 |
|  |  |  |  | W |  |  | ${ }^{-}$ | W |  |  |
|  |  |  | $\bigcirc$ | 0 | 1 | 0 | $\square$ | 0 | 1 | 0 |
|  |  |  |  | Write waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |  | Read waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |
| B0CSH | BLOCKO CS/WAIT control register high | 0141H <br> (Prohibit RMW) | B0E | - | - | B0REC | B00M1 | B00M0 | B0BUS1 | B0BUS0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0/1 | 0/1 |
|  |  |  | CS select <br> 0: Disable <br> 1: Enable | Always write " 0 ". | Always write "0". | Dummy <br> cycle <br> 0:No <br> insert <br> 1: Insert | 00: ROM/SRAM <br> 01: Reserved <br> 10: Reserved <br> 11: Reserved |  | Data bus width 00: 8 bits 01: 16 bits 10: 32 bits <br> 11: Reserved |  |
| B1CSL | BLOCK1 CS/WAIT control register low | 0144H <br> (Prohibit RMW) | $\mathrm{S}^{2}$ | B1WW2 | B1WW1 | B1WW0 |  | B1WR2 | B1WR1 | B1WR0 |
|  |  |  |  | W |  |  |  | W |  |  |
|  |  |  |  | 0 | 1 | 0 |  | 0 | 1 | 0 |
|  |  |  |  | Write waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |  | Read waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |
| B1CSH | BLOCK1 CS/WAIT control register high | 0145H <br> (Prohibit RMW) | B1E | - | - | B1REC | B1OM1 | B1OM0 | B1BUS1 | B1BUS0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0/1 | 0/1 |
|  |  |  | CS select <br> 0: Disable <br> 1: Enable | Always write "0". | Always write "0". | Dummy <br> cycle <br> 0:No <br> insert <br> 1: Insert | 00: ROM/SRAM <br> 01: Reserved <br> 10: Reserved <br> 11: SDRAM |  | Data bus width 00: 8 bits 01: 16 bits 10: 32 bits <br> 11: Reserved |  |
| B2CSL | BLOCK2 <br> CS/WAIT <br> control register low | 0148H <br> (Prohibit RMW) | ${ }^{-}$ | B2WW2 | B2WW1 | B2WW0 |  | B2WR2 | B2WR1 | B2WR0 |
|  |  |  |  | W |  |  |  | W |  |  |
|  |  |  |  | 0 | 1 | 0 | ${ }^{2}$ | 0 | 1 | 0 |
|  |  |  |  | Write waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |  | Read waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |
| B2CSH | BLOCK2 CS/WAIT control register high | 0149H (Prohibit RMW) | B2E | B2M | - | B2REC | B2OM1 | B2OM0 | B2BUS1 | B2BUS0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0/1 | 0/1 |
|  |  |  | CS select <br> 0: Disable <br> 1: Enable | $\begin{gathered} 0: 16 \mathrm{MB} \\ \text { 1: Sets } \\ \text { area } \end{gathered}$ | Always write " 0 ". | Dummy <br> cycle <br> 0:No <br> insert <br> 1: Insert | 00: ROM/SRAM <br> 01: Reserved <br> 10: Reserved <br> 11: SDRAM |  | Data bus width 00: 8 bits <br> 01: 16 bits <br> 10: 32 bits <br> 11: Reserved |  |

(3) Memory controller (2/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B3CSL | BLOCK3 CS/WAIT control register low | 014CH (Prohibit RMW) | - | B3WW2 | B3WW1 | B3WW0 |  | B3WR2 | B3WR1 | B3WR0 |
|  |  |  | - | w |  |  | - | W |  |  |
|  |  |  | $\bigcirc$ | 0 | 1 | 0 | $\bigcirc$ | 0 | 1 | 0 |
|  |  |  |  | Write waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |  | Read waits  <br> 001: 0 waits 010: 1 wait <br> 101: 2 waits 110: 3 waits <br> 011: $(1+N)$ waits 111: 4 waits <br> Others: Reserved  |  |  |
| B3CSH | BLOCK3 CS/WAIT control register high | 014DH (Prohibit RMW) | B3E | - | - | B3REC | B3OM1 | B3OM0 | B3BUS1 | B3BUS0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0/1 | 0/1 |
|  |  |  | CS select <br> 0: Disable <br> 1: Enable | Always write " 0 ". | Always write " 0 ". | Dummy cycle 0:No insert 1: Insert | 00: ROM/SRAM <br> 01: Reserved <br> 10: Reserved <br> 11: Reserved |  | Data bus width 00: 8 bits 01: 16 bits 10: 32 bits <br> 11: Reserved |  |
| BEXCSL | BLOCK EX CS/WAIT control register low | 0158H (Prohibit RMW) | - | BEXWW2 | BEXWW1 | BEXWW0 | - | BEXWR2 | BEXWR1 | BEXWR0 |
|  |  |  | - | W |  |  | - | W |  |  |
|  |  |  | S | 0 | 1 | 0 | S | 0 | 1 | 0 |
|  |  |  |  | Write waits  <br> 001: 2 waits 010: 1 wait <br> 101: 2 waits 110: 2 waits <br> 011: $(1+N)$ waits  <br> Others: Reserved  |  |  |  | Read waits  <br> 001: 2 waits 010: 1 wait <br> 101: 2 waits 110: 2 waits <br> 011: $(1+N)$ waits  <br> Others: Reserved  |  |  |
| BEXCSH | BLOCK EX CS/WAIT control register high | 0159H (Prohibit RMW) | I | $\bigcirc$ | $\bigcirc$ |  | BEXOM1 | BEXOM0 | BEXBUS1 | BEXBUS0 |
|  |  |  | 5 |  |  | - | W |  |  |  |
|  |  |  | 2 |  |  | , | 0 | 0 | 0/1 | 0/1 |
|  |  |  |  |  |  |  | 00: ROM/SRAM <br> 01: Reserved <br> 10: Reserved <br> 11: Reserved |  | 00: 8 bits <br> 01: 16 bits <br> 10: 32 bits <br> 11: Reserved |  |
| PMEMCR | Page ROM control register | 0166H | - | - | S | OPGE | OPWR1 | OPWR0 | PR1 | PR0 |
|  |  |  | - | $\cdots$ | - | R/W |  |  |  |  |
|  |  |  | $\bigcirc$ |  |  | 0 | 0 | 0 | 1 | 0 |
|  |  |  |  |  |  | ROM <br> page <br> access <br> 0: Disable <br> 1: Enable | Wait number on page 00: 1 CLK (n-1-1-1 mode) 01: 2 CLK (n-2-2-2 mode) 10: 3 CLK ( $\mathrm{n}-3-3-3$ mode) 11: Reserved |  | Byte number in a page <br> 00: 64 bytes <br> 01: 32 bytes <br> 10: 16 bytes <br> 11: 8 bytes |  |

(3) Memory controller (3/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAMR0 | Memory address mask register 0 | 0142H | M0V20 | M0V19 | M0V18 | M0V17 | M0V16 | M0V15 | M0V14-9 | M0V8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0: Compare enable 1: Compare disable |  |  |  |  |  |  |  |
| MSAR0 | Memory start address register 0 | 0143H | M0S23 | M0S22 | M0S21 | MOS20 | M0S19 | M0S18 | M0S17 | M0S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Set start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR1 | Memory address mask register 1 | 0146H | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | MV15-9 | M1V8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0: Compare enable 1: Compare disable |  |  |  |  |  |  |  |
| MSAR1 | Memory start address register 1 | 0147H | M1S23 | M1S22 | M1S21 | M1S20 | M1S19 | M1S18 | M1S17 | M1S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Set start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR2 | Memory address mask register 2 | 014AH | M2V22 | M2V21 | M2V20 | M2V19 | M2V18 | M2V17 | M2V16 | M2V15 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0: Compare enable 1: Compare disable |  |  |  |  |  |  |  |
| MSAR2 | Memory start address register 2 | 014BH | M2S23 | M2S22 | M2S21 | M2S20 | M2S19 | M2S18 | M2S17 | M2S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Set start address A23 to A16 |  |  |  |  |  |  |  |
| MAMR3 | Memory address mask register 3 | 014EH | M3V22 | M3V21 | M3V20 | M3V19 | M3V18 | M3V17 | M3V16 | M3V15 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | 0:Compare enable 1:Compare disable |  |  |  |  |  |  |  |
| MSAR3 | Memory start address register 3 | 014FH | M3S23 | M3S22 | M3S21 | M3S20 | M3S19 | M3S18 | M3S17 | M3S16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Set start address A23 to A16 |  |  |  |  |  |  |  |
| MEMCRO | Memory control register 0 | 0168H |  |  |  |  |  | CSDIS | RDTMG1 | RDTMG0 |
|  |  |  | - |  | - | S | , | R/W |  |  |
|  |  |  | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  | 0: Disable <br> 1: Enable | 00: RD "H" pulse width $=0.5 \mathrm{~T}$ (Default) <br> 01: $\overline{R D}$ "H" pulse width $=0.75 \mathrm{~T}$ <br> 10: $\overline{\mathrm{RD}}$ "H" pulse width $=1.0 \mathrm{~T}$ <br> 11: Reserved |  |

(4) MMU

(5) Clock gear, PLL

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYSCRO | System clock control register 0 | 10EOH | XEN | XTEN | S | S | - | WUEF | - |  |
|  |  |  | R/W |  | - | ${ }^{-}$ | - | R/W | - |  |
|  |  |  | 1 | 1 | $\bigcirc$ | $\bigcirc$ | S | 0 | $\bigcirc$ | ${ }^{-}$ |
|  |  |  | H-OSC <br> (fc) <br> 0: Stop <br> 1: Oscillation | L-OSC <br> (fs) <br> 0: Stop <br> 1: Oscillation |  |  |  | Warm-up timer |  |  |
| SYSCR1 | System clock control register 1 | 10E1H |  |  |  |  | SYSCK | GEAR2 | GEAR1 | GEAR0 |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  | $\bigcirc$ | $\mathrm{S}^{-}$ | $\bigcirc$ | - | 0 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | Select system clock 0 : fc 1: fs | Select gear value of highfrequency (fc)000: fc 101: (Reserved) <br> $001: \mathrm{fc} / 2$ 110: (Reserved) <br> 010: $\mathrm{fc} / 4$ 111: (Reserved) <br> 011: $\mathrm{fc} / 8$ 100: fc/16 |  |  |
| SYSCR2 | System clock control register 2 | 10E2H | - | $\mathrm{S}^{2}$ | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | $\square^{100: 116}$ |  |
|  |  |  | R/W | - | R/W |  |  |  |  |  |
|  |  |  | 0 | $\mathrm{S}^{\text {c }}$ | 1 | 0 | 1 | 1 | - | ${ }^{2}$ |
|  |  |  | Always write " 0 " |  | Warm-up timer <br> 00: Reserved <br> 01: $2^{8} /$ Inputted frequency <br> 10: $2^{14} /$ Inputted frequency <br> 11: $2^{16} /$ Inputted frequency |  | HALT mode 00: Reserved 01: STOP mode 10: IDLE1 mode 11: IDLE2 mode |  |  |  |
| EMCCRO | EMC <br> control register 0 | 10E3H | PROTECT | - | $\xrightarrow{-}$ | - | r | EXTIN | DRVOSCH | DRVOSCL |
|  |  |  | R | ${ }^{-}$ | - | - | $\square^{-}$ | R/W |  |  |
|  |  |  | 0 |  |  |  | ${ }^{\text {r }}$ | 0 | 1 | 1 |
|  |  |  | Protect flag 0: OFF <br> 1: ON |  |  |  |  | 1: External clock | High frequency oscillator driver ability <br> 1: NORMAL <br> 0: WEAK | Low frequency oscillator driver ability <br> 1: NORMAL 0: WEAK |
| EMCCR1 | EMC control register 1 | 10E4H | Switching the protect ON/OFF by write to following 1st KEY, 2nd KEY <br> 1st KEY: EMCCR1=5AH, EMCCR2=A5H in succession write 2nd KEY: EMCCR1=A5H, EMCCR2=5AH in succession write |  |  |  |  |  |  |  |
| EMCCR2 |  | 10E5H |  |  |  |  |  |  |  |  |
| PLLCR0 | $\begin{gathered} \text { PLL } \\ \text { control } \\ \text { register } 0 \end{gathered}$ | 10E8H |  | FCSEL | LUPFG |  |  |  |  |  |
|  |  |  | 0 | R/W | R |  |  |  | $\mathrm{S}^{-}$ | $\bigcirc$ |
|  |  |  | - | 0 | 0 | $\bigcirc$ |  | $\mathrm{S}^{-}$ |  |  |
|  |  |  |  | Select fc <br> clock <br> 0: fosch <br> 1: $f_{P L L}$ | Lock up timer status flag |  |  |  |  |  |
| PLLCR1 | $\begin{gathered} \text { PLL } \\ \text { control } \\ \text { register } 1 \end{gathered}$ | 10E9H | PLLON | $\xrightarrow{1:}$ |  |  |  |  |  |  |
|  |  |  | R/W |  | $\mathrm{S}^{2}$ |  |  | $\mathrm{S}^{2}$ | $\bigcirc$ |  |
|  |  |  | 0 | , | , | , | , | , | - | $\xrightarrow{-}$ |
|  |  |  | Control on/off <br> 0: OFF <br> 1: ON |  |  |  |  |  |  |  |

(6) LCD controller (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCDMODE0 |  | 0840H | RAMTYPE1 | RAMTYPEO | SCPW1 | SCPW0 | LMODE | INTMODE | LDO1 | LDOO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Display RAM <br> 00: Internal SRAM1 <br> 01: External SRAM <br> 10: SDRAM <br> 11: Internal SRAM2 |  | ```LD bus transmission speed 00: Reserved 01: \(2 \times\) fSYS 10: \(4 \times \mathrm{fSYS}\) 11: \(8 \times \mathrm{ffYS}\)``` |  | LCDD type 0: SR 1: Built-in RAM type | Select interrupt 0: LP 1: BCD | LD bus width control 00: 4bit width A_type 01: 4bit width B_type 10: 8bit width type Others: Reserved |  |
| LCDFFP | LCD frame frequency register | 0841H | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | bit7 to bit0 frP setting |  |  |  |  |  |  |  |
| LCDDVM | LCD <br> divide FRM register | 0283H | FMN7 | FMN6 | FMN5 | FMN4 | FMN3 | FMN2 | FMN1 | FMN0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | DVM bit7 to bit0 setting |  |  |  |  |  |  |  |
| LCDSIZE | LCD size register | 0843H | COM3 | COM2 | COM1 | COM0 | SEG3 | SEG2 | SEG1 | SEG0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Common setting  <br> 0000: Reserved 0101: 200 <br> 0001: 64 0110: 240 <br> 0010: 120 0111: 320 <br> 0011: 128 1000: 480 <br> 0100: 160 Others: Reserved |  |  |  | Segment setting  <br> 0000: Reserved 0101: 320 <br> 0001: 64 0110: 480 <br> 0010: 128 0111: 640 <br> 0011: 160  <br> 0100: 240 Others: Reserved |  |  |  |
| LCDCTLO | LCD <br> control 0 register | 0844H | $\bigcirc$ | ALLO | FRMON | - | FP9 | MMULCD | FP8 | START |
|  |  |  | $\bigcirc$ | R/W |  |  |  |  |  |  |
|  |  |  | $\xrightarrow{\square}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | Segment <br> Data <br> setting <br> 0: Normal <br> 1: All <br> display data "0" | FR divide setting <br> 0: Disable <br> 1: Enable | Always write "0" | $\mathrm{f}_{\mathrm{FP}}$ setting bit 9 | Built-in <br> RAM LCDD <br> setting <br> 0: <br> Sequential access <br> 1: Random access | $\mathrm{f}_{\mathrm{FP}}$ setting bit 8 | LCDC start <br> 0: STOP <br> 1: START |
| LCDSCC | LCD source clock counter register | 0846H | SCC7 | SCC6 | SCC5 | SCC4 | SCC3 | SCC2 | SCC1 | SCC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | LCDC source clock counter bit7 to bit0 |  |  |  |  |  |  |  |

(6) LCD controller (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSARAL | Start address register A area (L) | 0850H | SA7 | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for A area (bit7 to bit0) |  |  |  |  |  |  |  |
| LSARAM | Start | 0851H | SA15 | SA14 | SA13 | SA12 | SA11 | SA10 | SA9 | SA8 |
|  | address |  | R/W |  |  |  |  |  |  |  |
|  | register |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | A area (M) |  | Start address for A area (bit15 to bit8) |  |  |  |  |  |  |  |
| LSARAH | Start | 0852H | SA23 | SA22 | SA21 | SA20 | SA19 | SA18 | SA17 | SA16 |
|  | address |  | R/W |  |  |  |  |  |  |  |
|  | register |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | A area (H) |  | Start address for A area (bit23 to bit16) |  |  |  |  |  |  |  |
| CMNAL | Common | 0853H | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CAO |
|  | number |  | R/W |  |  |  |  |  |  |  |
|  | register |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | A area (L) |  | Common number setting for A area (bit7 to bit0) |  |  |  |  |  |  |  |
| CMNAH | Common <br> number register <br> A area (H) | 0854H |  |  |  |  | A |  | $\mathrm{S}^{2}$ | CA8 |
|  |  |  | - | S | $\bigcirc$ | $\bigcirc$ | ${ }^{-}$ | $\bigcirc$ | $\bigcirc$ | R/W |
|  |  |  | - | S |  |  | - | ${ }^{2}$ | $\mathrm{C}^{-}$ | 0 |
|  |  |  |  |  |  |  |  |  |  | A area <br> (bit8) |
| LSARBL | Start address register $B$ area (L) | 0856H | SB7 | SB6 | SB5 | SB4 | SB3 | SB2 | SB1 | SB0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for B area (bit7 to bit0) |  |  |  |  |  |  |  |
| LSARBM | Start address register B area (M) | 0857H | SB15 | SB14 | SB13 | SB12 | SB11 | SB10 | SB9 | SB8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for B area (bit15 to bit8) |  |  |  |  |  |  |  |
| LSARBH | Start <br> address <br> register <br> B area (H) | 0858H | SB23 | SB22 | SB21 | SB20 | SB19 | SB18 | SB17 | SB16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for B area (bit23 to bit16) |  |  |  |  |  |  |  |
| CMNBL | Common number register B area (L) | 0859H | CB7 | CB6 | CB5 | CB4 | CB3 | CB2 | CB1 | CB0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Common number setting for B area (bit7 to bit0) |  |  |  |  |  |  |  |
| CMNBH | Common <br> number <br> register <br> B area (H) | 085AH | $\bigcirc$ | $\bigcirc$ | $\xrightarrow{-}$ | $\xrightarrow{-}$ | ${ }^{-}$ | $\mathrm{S}^{-}$ | $\xrightarrow{-}$ | CB8 |
|  |  |  | - |  |  |  |  |  | - | R/W |
|  |  |  | - |  |  | , |  | - | $\mathrm{C}^{-}$ | 0 |
|  |  |  |  |  |  |  |  |  |  | B area <br> (bit8) |
| LSARCL | Start address register C area (L) | 085CH | SC7 | SC6 | SC5 | SC4 | SC3 | SC2 | SC1 | SC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for C area (bit7 to bit0) |  |  |  |  |  |  |  |
| LSARCM | Start address register C area (M) | 085DH | SC15 | SC14 | SC13 | SC12 | SC11 | SC10 | SC9 | SC8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for C area (bit15 to bit8) |  |  |  |  |  |  |  |
| LSARCH | Start <br> address register C area (H) | 085EH | SC23 | SC22 | SC21 | SC20 | SC19 | SC18 | SC17 | SC16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Start address for C area (bit23 to bit16) |  |  |  |  |  |  |  |

(7) Touch screen I/F

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSICRO | Touch screen I/F control register 0 | 01F0H | TSI7 | - | PTST | TWIEN | PYEN | PXEN | MYEN | MXEN |
|  |  |  | R/W |  | R | R/W |  |  |  |  |
|  |  |  | 0 | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Disable <br> 1: Enable |  | Detection condition 0: no touch 1: touch | INT4 interrupt control 0: Disable 1: Enable | $\begin{aligned} & \text { SPY } \\ & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | $\begin{aligned} & \text { SPX } \\ & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | $\begin{aligned} & \hline \text { SMY } \\ & 0: \text { OFF } \\ & 1: \text { ON } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SMX } \\ 0: \text { OFF } \\ 1: O N \end{array}$ |
| TSICR1 | Touch screen I/F control register 1 | 01F1H | DBC7 | DB1024 | DB256 | DB64 | DB8 | DB4 | DB2 | DB1 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Disable | 1024 | 256 | 64 | 8 | 4 | 2 | 1 |
|  |  |  | 1: Enable | Debounce time is set by the formula " $(\mathrm{N} \times 64-16) / \mathrm{f}$ SYS" - formula. <br> " N " is sum ofthe number of bits between bit6 and bit0 which is are set to " 1 " |  |  |  |  |  |  |

(8) SDRAM controller

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDACR1 | SDRAM access control register 1 | 0250H | - | - | SMRD | SWRC | SBST | SBL1 | SBL0 | SMAC |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  |  |  | Always write "0" | Always write "0" | Mode register set delay time | $\begin{aligned} & \hline \begin{array}{l} \text { Write } \\ \text { recovery } \end{array} \end{aligned}$ \|time | Burst stop command | Select read burst length 00: Reserved 01: Full page read, Burst write 10: 1 word read, Single write <br> 11: Full page read Single write |  | 0: Disable <br> 1: Enable |
| SDACR2 | SDRAM access control register 2 | 0251H | $\bigcirc$ | - | - | SBS | SDRS1 | SDRS0 | SMUXW1 | SMUXW0 |
|  |  |  | $\bigcirc$ | - | $\bigcirc$ | R/W |  |  |  |  |
|  |  |  | S | ( | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  | Number of banks | Selecting ROWaddress size |  | Selecting address Multiplex type |  |
| SDRCR | SDRAM refresh control register | 0252H | - | - | - | SSAE | SRS2 | SRS1 | SRS0 | SRC |
|  |  |  | R/W | $\bigcirc$ | $\bigcirc$ | R/W |  |  |  |  |
|  |  |  | 0 | $\bigcirc$ | - | 1 | 0 | 0 | 0 | 0 |
|  |  |  | Always write "0" |  |  | SR Auto exit function <br> 0: Disable <br> 1: Enable | Refresh interval  <br> 000: 47 states 100: 156 states <br> 001: 78 states 101: 295 states <br> 010: 97 states 110: 249 states <br> 011: 124 states 111: 312 states |  |  | Auto refresh <br> 0: Disable <br> 1: Enable |
| SDCMM | SDRAM command register | 0253H | - | S | S | ${ }^{-}$ | - | SCMM2 | SCMM1 | SCMM0 |
|  |  |  | , | S | S | S | $\bigcirc$ | R/W |  |  |
|  |  |  | , | - | $\bigcirc$ | S | S | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  | Issuing command |  |  |

(9) 8-bit timer

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TA01RUN | TMRA01 RUN register | 1100H | TA0RDE | - | ${ }^{2}$ | $\overbrace{}^{4}$ | I2TA01 | TA01PRUN | TA1RUN | TAORUN |
|  |  |  | R/W | $\bigcirc$ | $\bigcirc$ | - |  | R/ | W |  |
|  |  |  | 0 | $\mathrm{C}^{-}$ | $\mathrm{S}^{-}$ | $\bigcirc$ | 0 | 0 | 0 | 0 |
|  |  |  | Double buffer 0: Disable <br> 1: Enable |  |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | TMRA01 <br> prescaler | UP counter (UC1) | UP counter (UCO) |
|  |  |  |  |  |  |  |  | 0: Stop and clear <br> 1: Run (Count up) |  |  |
| TAOREG | 8-bit timer register 0 | $1102 \mathrm{H}$ <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA1REG | 8-bit timer register 1 | 1103H (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA01MOD | TMRA01 mode register | 1104H | TA01M1 | TA01M0 | PWM01 | PWM00 | TA1CLK1 | TA1CLK0 | TA0CLK1 | TAOCLK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Operation mode 00: 8-bit timer mode <br> 01: 16-bit timer mode <br> 10: 8-bit PPG mode <br> 11: 8-bit PWM mode |  | PWM cycle 00: Reserv <br> 01: $2^{6}$ <br> 10: $2^{7}$ <br> 11: $2^{8}$ |  | Source clock for TMRA1 <br> 00: TAOTRG <br> 01: $\phi$ T1 <br> 10: фT16 <br> 11: $\phi$ T256 |  | ```Source clock for TMRAO 00: Reserved 01: \(\phi\) T1 10: \(\phi\) T4 11: \(\phi\) T16``` |  |
| TA1FFCR | TMRA1 <br> flip-flop control register | 1105H <br> (Prohibit RMW) | - | $\xrightarrow{-}$ | - | $\bigcirc$ | TA1FFC1 | TA1FFC0 | TA1FFIE | TA1FFIS |
|  |  |  | - | $\bigcirc$ | $\mathrm{S}^{\text {a }}$ | $\mathrm{S}^{-}$ | W |  | R/W |  |
|  |  |  |  |  |  | - | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 00: Invert <br> 01: Set TA <br> 10: Clear <br> 11: Don't | TA1FF <br> 1FF <br> TA1FF <br> care | TA1FF control for inversion <br> 0: Disable <br> 1: Enable | TA1FF <br> Inversion select <br> 0: TMRAO <br> 1: TMRA1 |
| TA23RUN | TMRA23 <br> RUN register | 1108H | TA1RDE | - |  | $\mathrm{S}^{2}$ | I2TA23 | TA23PRUN | TA3RUN | TA2RUN |
|  |  |  | R/W | - | $\bigcirc$ | - |  | R/ | W |  |
|  |  |  | 0 | $\mathrm{S}^{-}$ | ${ }^{-}$ | $\mathrm{S}^{-}$ | 0 | 0 | 0 | 0 |
|  |  |  | Double buffer 0: Disable 1: Enable |  |  |  | $\begin{aligned} & \text { IDLE2 } \\ & \text { 0: Stop } \\ & \text { 1: Operate } \end{aligned}$ | TMRA23 prescaler | UP counter (UC3) | UP counter (UC4) |
|  |  |  |  |  |  |  |  | $\begin{aligned} & \text { 0: Stop and clear } \\ & \text { 1: Run (Count up) } \end{aligned}$ |  |  |
| TA2REG | 8-bit timer register 2 | 110AH <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA3REG | 8-bit timer register 3 | 110BH <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TA23MOD | $\begin{aligned} & \text { TMRA23 } \\ & \text { mode } \\ & \text { register } \end{aligned}$ | 110CH | TA23M1 | TA23M0 | PWM21 | PWM20 | TA3CLK1 | TA3CLK0 | TA2CLK1 | TA2CLK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Operation mode <br> 00: 8-bit timer mode <br> 01: 16-bit timer mode <br> 10: 8-bit PPG mode <br> 11: 8-bit PWM mode |  | PWM cycle 00: Reserved 01: $2^{6}$ <br> 10: $2^{7}$ $\text { 11: } 2^{8}$ |  | Source clock for TMRA3 <br> 00: TA2TRG <br> 01: $\phi$ T1 <br> 10: $\phi \mathrm{T} 16$ <br> 11: $\phi$ T256 |  | Source clock for TMRA2 <br> 00: Reserved <br> 01: $\phi$ T1 <br> 10: $\phi$ T4 <br> 11: $\phi$ T16 |  |
| TA3FFCR | TMRA3 flip-flop control register | 110DH <br> (Prohibit RMW) | $\xrightarrow{\text { - }}$ | - | ${ }^{11: 2}$ | $\xrightarrow{-}$ | TA3FFC1 | TA3FFC0 | TA3FFIE | TA3FFIS |
|  |  |  | $\bigcirc$ | $\bigcirc$ | - | $\mathrm{S}^{2}$ | W |  | R/W |  |
|  |  |  | $\xrightarrow{-}$ | - | - | $\mathrm{S}^{\text {c }}$ | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 00: Invert <br> 01: Set TA <br> 10: Clear <br> 11: Don't | $\begin{aligned} & \text { TA3FF } \\ & \text { 3FF } \\ & \text { TA3FF } \\ & \text { care } \end{aligned}$ | TA3FF control for inversion 0: Disable 1: Enable | TA3FF inversion select <br> 0: TMRA2 <br> 1: TMRA3 |

(10) 16 -bit timer

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBORUN | TMRB0 <br> RUN register | 1180H | TB0RDE | - | - | I | I2TB0 | TBOPRUN | ${ }^{1}$ | TBORUN |
|  |  |  | R/W |  | - | - | R/W |  | $\bigcirc$ | R/W |
|  |  |  | 0 | 0 | $\mathrm{C}^{-}$ | $\bigcirc$ | 0 | 0 | - | 0 |
|  |  |  | Double buffer 0: Disable <br> 1: Enable | Always write "0" |  |  | IDLE2 <br> 0: Stop <br> 1: Operate | TMRB0 Prescaler |  | Up counter UC10 |
|  |  |  |  |  |  |  |  | 0: Stop and clear <br> 1: Run (Count up) |  |  |
| TBOMOD | TMRB0 mode register | $\begin{aligned} & \text { 1182H } \\ & \text { (Prohibit } \\ & \text { RMW) } \end{aligned}$ | - | - | TB0CPOI | TB0CPM1 | TB0CPM0 | TB0CLE | TB0CLK1 | TB0CLK0 |
|  |  |  | R/W |  | W* | R/W |  |  |  |  |
|  |  |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Always write "00". |  | Execute software capture 0: Software capture <br> 1: Undefined | Capture timing 00: Disable <br> 01: Reserved <br> 10: Reserved <br> 11: TA1OUT $\uparrow$ <br> TA1OUT $\downarrow$ |  | Control <br> up counter <br> 0: Disable <br> $\quad$ clearing <br> 1: Enable <br> clearing | TMRB0 source clock 00: Reserved <br> 01: $\phi \mathrm{T} 1$ <br> 10: $\phi \mathrm{T} 4$ <br> 11: $\phi$ T16 |  |
| TB0FFCR | TMRBO flip-flop control register | 1183H <br> (Prohibit RMW) | - | - | TB0CT1 | TB0C0T1 | TB0E1T1 | TB0E0T1 | TB0FF0C1 | B0FF0C0 |
|  |  |  | W* |  |  | R/W |  |  | W* |  |
|  |  |  | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
|  |  |  | Always write "11". |  | TB0FF0 inversion trigger <br> 0 : Disable trigger <br> 1: Enable trigger |  |  |  | Control TB0FF000: Invert01: Set10: Clear11: Don't care* Always read as "11" |  |
|  |  |  |  |  | Invert when the UC value is loaded into TB0CP1. | Invert when the UC value is loaded into TBOCPO. | Invert when the UC value matches the value in TBORG1. | Invert when the UC value matches the value in TBORGO. |  |  |
| TBORGOL | 16-bit timer register 0 low | 1188H <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TBORGOH | 16-bit timer register 0 high | 1189H <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0RG1L | 16-bit timer register 1 low | 118AH (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0RG1H | 16-bit timer register 1 high | 118BH <br> (Prohibit <br> RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0CPOL | Capture register 0 low | 118CH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TBOCPOH | Capture register 0 high | 118DH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0CP1L | Capture register 1 low | 118EH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TB0CP1H | Capture register 1 high | 118FH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |

(11) UART/serial channel

(12) Serial bus interface (SBI)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBIOCR1 | Serial bus interface 0 control register 1 | $\begin{gathered} 1240 \mathrm{H} \\ \left(\mathrm{I}^{2} \mathrm{C}\right. \\ \text { Mode }) \end{gathered}$ <br> (Prohibit RMW) | BC2 | BC1 | BCO | ACK |  | SCK2 | SCK1 | $\begin{gathered} \text { SCKO/ } \\ \text { SWRMON } \end{gathered}$ |
|  |  |  | W |  |  | R/W | $\mathrm{C}^{-}$ | W |  | R/W |
|  |  |  | 0 | 0 | 0 | 0 | $\mathrm{S}^{2}$ | 0 | 0 | 0/1 |
|  |  |  | Number of transfer bits    <br> 000: 8 $001: 1$ $010: 2$ $011: 3$ <br> 100: 4 $101: 5$ $110: 6$ $111: 7$ |  |  | Acknowle -dge mode <br> 0: Disable <br> 1: Enable |  | Setting for the devisor value "n"    <br> 000: 5 $001: 6$ $010: 7$ $011: 8$ <br> 100: 9 101: 10 $110: 11$  <br> 111: Reserved    |  |  |
| SBIODBR | Serial bus interface buffer register | $1241 \mathrm{H}$ <br> (Prohibit RMW) | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
|  |  |  | R (Receiving )/W (Transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| I2COAR | I2CBUS0 <br> address register | $1242 \mathrm{H}$ <br> (Prohibit RMW) | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SAO | ALS |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Slave address setting |  |  |  |  |  |  | Address recognition 0: Disable 1: Enable |
|  |  | $\begin{gathered} 1243 \mathrm{H} \\ \left(\mathrm{I}^{2} \mathrm{C}\right. \\ \text { Mode }) \end{gathered}$ <br> (Prohibit RMW) | MST | TRX | BB | PIN | SBIM1 | SBIM0 | SWRST1 | SWRST0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| SBIOCR2 | Serial bus <br> interface <br> Interface <br> control <br> register 2 |  | 0: Slave <br> 1: Master | 0: Receiver <br> 1: Transmit | Start/Stop <br> condition <br> generation <br> 0: Stop <br> $\quad$ condition <br> 1: Start <br> $\quad$ condition <br> (Case of <br> MST, TRX, <br> Pin are "1") | INTSBI interrupt monitor 0 : Request 1: Cancel | SBI operation mode selection <br> 00: Port mode <br> 01: Reserved <br> 10: $I^{2}$ C mode <br> 11: Reserved |  | Software reset generate write "10" and " 01 ", then an internal reset signal is generated. |  |
| SBIOSR | Serial bus interface status register | $\begin{gathered} 1243 \mathrm{H} \\ \left(\mathrm{I}^{2} \mathrm{C}\right. \\ \text { Mode }) \end{gathered}$ <br> (Prohibit RMW) | MST | TRX | BB | PIN | AL | AAS | AD0 | LRB |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  |  | 0: Slave <br> 1: Master | 0: Receiver <br> 1: Transmit | Bus status monitor 0:Free 1:Busy | INTSBI interrupt 0: Request 1: Cancel | Arbitration <br> lost <br> detection <br> monitor <br> 0: - <br> 1: Detected | Slave address match detection monitor $0:$ Undetected 1: Detected | GENERAL CALL detection monitor $0:$ Undetected <br> 1: Detected | Last received bit monitor 0: 0 <br> 1:1 |
| SBIOBRO | Serial bus interface Baud rate register 0 | $1244 \mathrm{H}$ <br> (Prohibit RMW) | - | I2SBIO |  |  |  |  |  |  |
|  |  |  | W | R/W |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  |  |  |  |  |  |
|  |  |  | Always write "0" | $\begin{aligned} & \text { IDLE2 } \\ & \text { 0: Stop } \\ & \text { 1: Run } \end{aligned}$ |  |  |  |  |  |  |
| SBIOBR1 | Serial bus interface <br> Baud rate register 1 | $1245 \mathrm{H}$ <br> (Prohibit RMW) | P4EN | - |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 |  |  |  |  |  |  |
|  |  |  | Internal clock <br> 0: Stop <br> 1: Run | Always write "0" |  |  |  |  |  |  |

(13)SPI controller (1/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIMD | SPI mode setting register | 0820H | $\bigcirc$ | XEN | - | - | ${ }^{-}$ | CLKSEL2 | CLKSEL1 | CLKSELO |
|  |  |  | $\bigcirc$ | R/W | $\bigcirc$ | - | ${ }^{-}$ | R/W |  |  |
|  |  |  | $\bigcirc$ | 0 | $\bigcirc$ | - | - | 1 | 0 | 0 |
|  |  |  |  | SYSCK <br> 0: Disable <br> 1: Enable |  |  |  | Baud rate selection  <br> 000: $\mathrm{f}_{\mathrm{SYS}}$ 100: $\mathrm{f}_{\mathrm{SYS}} / 16$ <br> 001: $\mathrm{f}_{\mathrm{SYS}} / 2$ 101: $\mathrm{f}_{\mathrm{SYS}} / 32$ <br> 010: $\mathrm{f}_{\mathrm{SYS}} / 4$ 110: $\mathrm{f}_{\mathrm{SYS}} / 64$ <br> 011: $\mathrm{f}_{\mathrm{SYS}} / 8$ 111: Reserved |  |  |
|  |  | LOOPBACK ${ }^{\text {L }}$ MSB1ST ( ${ }^{\text {R/W }}$ DOSTAT |  |  |  |  | TCPOL | RCPOL | TDINV | RDINV |
|  |  |  |  |  |  | - | R/W |  |  |  |
|  |  |  | 0 | 1 | 1 | - | 0 | 0 | 0 | 0 |
|  |  | 0821H | LOOPBACK test mode 0 : Disable 1: Enable | Start bit for transmit 0: LSB <br> 1: MSB | SPDO pin (No transmit) 0: Fixed to "0" 1: Fixed to "1" |  | Synchronous <br> clock edge <br> during <br> transmitting <br> 0: Falling <br> 1: Rising | Synchronous clock edge during receiving 0: Falling 1: Rising | Invert data <br> during <br> transmitting <br> 0: Disable <br> 1: Enable | Invert data <br> during <br> receiving <br> 0: Disable <br> 1: Enable |
| SPICT | SPI control register | 0822H | CEN | SPCS_B | UNIT16 |  | - | ALGNEN | RXWEN | RXUEN |
|  |  |  | R/W |  |  |  | $\mathrm{C}^{-}$ | R/W |  |  |
|  |  |  | 0 | 1 | 0 | - | $\bigcirc$ | 0 | 0 | 0 |
|  |  |  | Communic <br> ation <br> control <br> 0: Disable <br> 1: Enable | $\overline{\text { SPCS pin }}$ <br> 0: Output <br> "0" <br> 1:Output "1" | $\begin{array}{\|l\|} \hline \text { Data length } \\ \text { 0: } 8 \mathrm{bit} \\ \text { 1: } 16 \mathrm{bit} \end{array}$ |  |  | Full duplex alignment 0: Disable 1: Enable | Sequential receive <br> 0: Disable <br> 1: Enable | Receive <br> UNIT <br> 0: Disable <br> 1: Enable |
|  |  | 0823H | CRC16_7_B | CRCRX_TX_B ${ }^{\text {c }}$ | CRCRESET_B |  |  | - | DMAERFW | DMAERFR |
|  |  |  | R/W |  |  | - | $\bigcirc$ | - | R/W |  |
|  |  |  | 0 | 0 | 0 | - | - | , | 0 | 0 |
|  |  |  | CRC <br> selection <br> 0: CRC7 <br> 1: CRC16 | CRC data 0: Transmit 1: Receive | CRC <br> Calculation register 0:Reset 1:Relese reset |  |  |  | Micro <br> DMA <br> 0: Disable <br> 1: Enable | Micro <br> DMA <br> 0: Disable <br> 1: Enable |
| SPIST | SPI status register |  | - | $\bigcirc$ | - | - | TEND | REND | RFW | RFR |
|  |  |  | - |  |  |  |  | R |  |  |
|  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 | 0 | 1 | 0 |
|  |  | 0824H |  |  |  |  | Receiving <br> 0: <br> Operation <br> 1: No <br> operation | Receive <br> shift t <br> register <br> 0: No data <br> 1: Exist <br> data | Transmit buffer <br> 0: Exist un-transmit ted data 1: No un-transmit ted data | Receive buffer <br> 0: No valid data <br> 1: Exist valid data |
|  |  | 0825H | - |  |  |  |  |  | - |  |
|  |  |  | - |  |  |  |  |  |  |  |
|  |  |  | - | > | $\bigcirc$ | > | $\bigcirc$ | S | $\bigcirc$ | $\bigcirc$ |
|  |  |  |  |  |  |  |  |  |  |  |

(13)SPI controller (2/4)

(13) SPI controller (3/4)

(13) SPI controller (4/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIRD | SPI receive register | 0832H | RXD7 | RXD6 | RXD5 | RXD4 | RXD3 | RXD2 | RXD1 | RXD0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Receive data register [7:0] |  |  |  |  |  |  |  |
|  |  |  | RXD15 | RXD14 | RXD13 | RXD12 | RXD11 | RXD10 | RXD9 | RXD8 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  | 083з | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Receive data register [15:8] |  |  |  |  |  |  |  |
| SPITS | SPI transmission data shift register | 0834H | TSD7 | TSD6 | TSD5 | TSD4 | TSD3 | TSD2 | TSD1 | TSD0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Transmission data shift register [7:0] |  |  |  |  |  |  |  |
|  |  |  | TSD15 | TSD14 | TSD13 | TSD12 | TSD11 | TSD10 | TSD9 | TSD8 |
|  |  | 0835 | R |  |  |  |  |  |  |  |
|  |  | 0835 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Transmission data register [15:8] |  |  |  |  |  |  |  |
| SPIRS | $\begin{array}{\|c} \text { SPI receive } \\ \text { data } \\ \text { register } \end{array}$ | 0836H | RSD7 | RSD6 | RSD5 | RSD4 | RSD3 | RSD2 | RSD1 | RSD0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  | 0837H | RSD15 | RSD14 | RSD13 | RSD12 | RSD11 | RSD10 | RSD9 | RSD8 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  |  |  |  |  |  |

(14) AD converter (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMOD0 | AD mode control register 0 | 12B8H | EOCF | ADBF | - | - | ITM0 | REPEAT | SCAN | ADS |
|  |  |  | R |  | R/W |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | AD <br> conversion end flag 1:END | AD conversion BUSY flag 1: Busy | Always write "0" | Always write "0" | $\begin{gathered} \text { 0: Every } \\ 1 \text { time } \\ \text { 1: Every } \\ 4 \text { times } \end{gathered}$ | Repeat mode <br> 0 : Single mode <br> 1: Repeat mode | Scan mode <br> 0: Fixed <br> channel <br> mode <br> 1: Channel <br> scan <br> mode | AD <br> conversion <br> start <br> 1: Start <br> always <br> read <br> as " 0 " |
| ADMOD1 | AD mode control register 1 | 12B9H | VREFON | I2AD | - | - | - | - | ADCH1 | ADCH0 |
|  |  |  | R/W | R/W | R/W |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Ladder resistance <br> 0: OFF <br> 1: ON | IDLE2 <br> 0: Stop <br> 1: Operate | Always write " 0 " | Always write "0" | Always write "0" | Always write " 0 " | Input channel000: AN0001: AN1010: AN2011: AN3 |  |
| ADMOD2 | AD mode control register 1 | 12BAH | - | - | - | - | - | - | - | ADTRG |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Always write "0" | Always write "0" | Always write " 0 " | Always write "0" | Always write "0" | Always write "0" | Always write "0" | AD <br> external trigger start control 0: Disable 1: Enable |
| ADREGOL | AD result register 0 low | 12 AOH | ADR01 | ADR00 |  |  |  |  | $\mathrm{S}^{2}$ | ADRORF |
|  |  |  | R |  | - | - | - |  | $\mathrm{S}^{2}$ | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| ADREGOH | AD result register 0 high | 12A1H | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| ADREG1L | AD result register 1 low | 12A2H | ADR11 | ADR10 |  |  |  |  | $\bigcirc$ | ADR1RF |
|  |  |  | R |  |  |  |  |  | $\bigcirc$ | R |
|  |  |  | Undefined |  |  |  |  |  |  | 0 |
| ADREG1H | AD result register 1 high | 12A3H | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| ADREG2L | AD result register 2 low | 12A4H | ADR21 | ADR20 | - |  |  | S | - | ADR2RF |
|  |  |  | R |  | $\bigcirc$ |  | - | ${ }^{\text {P }}$ | $\mathrm{S}^{-}$ | R |
|  |  |  | Undefined |  |  |  |  | - | SR | 0 |
| ADREG2H | AD result register 2 high | 12A5H | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| ADREG3L | AD result register 3 low | 12A6H | ADR31 | ADR30 | S | $\bigcirc$ |  | - | $\mathrm{S}^{2}$ | ADR3RF |
|  |  |  | R |  |  |  |  |  | $\xrightarrow{-}$ | R |
|  |  |  | Undefined |  |  |  |  | > | $\mathrm{C}^{-}$ | 0 |
| ADREG3H | AD result register 3 high | 12A7H | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |

(15) Watchdog timer

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDMOD | WDT <br> mode register | 1300H | WDTE | WDTP1 | WDTP0 |  | - | I2WDT | RESCR | - |
|  |  |  | R/W |  |  |  | R/W |  |  |  |
|  |  |  | 1 | 0 | 0 | - | 0 | 0 | 0 | 0 |
|  |  |  | WDT control 1: Enable | Select dete 00: $2^{15} / \mathrm{f}_{\mathrm{IO}}$ 01: $2^{17} / f_{I O}$ 10: $2^{19} / f_{I O}$ 11: $2^{21 / f_{I O}}$ | ting time |  | Always write "0" | IDLE2 <br> 0: Stop <br> 1: Operate | 1: Internally connects WDT out to the reset pin | Always write "0" |
| WDCR | WDT control register | $1301 \mathrm{H}$ <br> (Prohibit RMW) | - |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | - |  |  |  |  |  |  |  |
|  |  |  | B1H: WDT disable code 4E: WDT clear code |  |  |  |  |  |  |  |

(16) RTC (Real time clock)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SECR | Second register | 1320H | - | SE6 | SE5 | SE4 | SE3 | SE2 | SE1 | SE0 |
|  |  |  | - | R/W |  |  |  |  |  |  |
|  |  |  |  | Undefined |  |  |  |  |  |  |
|  |  |  | "0" is read | 40 sec . | 20 sec . | 10 sec . | 8 sec . | 4 sec . | 2 sec . | 1 sec . |
| MINR | Minute register | 1321H | $\xrightarrow{-}$ | MI6 | MI5 | MI4 | MI3 | MI2 | MI1 | MIO |
|  |  |  |  | R/W |  |  |  |  |  |  |
|  |  |  | S | Undefined |  |  |  |  |  |  |
|  |  |  | "0" is read | 40 min . | 20 min . | 10 min . | 8 min . | 4 min . | 2 min . | 1 min . |
| HOURR | Hour register | 1322H | ${ }^{\text {On }}$ |  | HO5 | HO4 | HO3 | HO2 | HO1 | HOO |
|  |  |  | - | - | R/W |  |  |  |  |  |
|  |  |  | $\bigcirc$ | - | Undefined |  |  |  |  |  |
|  |  |  | " 0 " is read |  | 20 hours (PM/AM) | 10 hours | 8 hours | 4 hours | 2 hours | 1 hour |
| DAYR | Day register | 1323H | - | - | - | ${ }^{\text {a }}$ | $\square^{\text {a }}$ | WE2 | WE1 | WEO |
|  |  |  |  |  |  |  |  |  | R/W |  |
|  |  |  |  |  |  |  |  |  | Undefined |  |
|  |  |  | "0" is read |  |  |  |  | W2 | W1 | W0 |
| DATER | Date register | 1324H |  | - | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 |
|  |  |  | - | ${ }^{\text {a }}$ | R/W |  |  |  |  |  |
|  |  |  | - | - | Undefined |  |  |  |  |  |
|  |  |  | "0" is read |  | 20 days | 10 days | 8 days | 4 days | 2 days | 1 day |
| MONTHR | Month register | 1325H |  | $\mathrm{S}^{-}$ | - | MO4 | MO3 | MO2 | MO1 | MOO |
|  |  |  | - | $\bigcirc$ | - | R/W |  |  |  |  |
|  |  |  | $\mathrm{C}^{-}$ | - | - | Undefined |  |  |  |  |
|  |  | PAGE0 | " 0 " is read |  |  | 10 month | 8 month | 4 month | 2 month | 1 month |
|  |  | PAGE1 | " 0 " is read |  |  |  |  |  |  | 0: Indicator for 12 hours <br> 1: Indicator for 24 hours |
| YEARR | Year register | 1326H | YE7 | YE6 | YE5 | YE4 | YE3 | YE2 | YE1 | YE0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
|  |  | PAGE0 | 80 years | 40 years | 20 years | 10 years | 8 years | 4 years | 2 years | 1 year |
|  |  | PAGE1 | " 0 " is read |  |  |  |  |  | Leap year setting 00: Leap year <br> 01: One year after <br> 10: Two years after <br> 11: Three years after |  |
| PAGER | Page register | 1327H (Prohibit RMW) | INTENA |  | ${ }^{-}$ | ADJUST | ENATMR | ENAALM |  | PAGE |
|  |  |  | R/W | - | $\mathrm{S}^{-}$ | W | R/W |  | $\mathrm{S}^{\text {S }}$ | R/W |
|  |  |  | 0 | $\mathrm{C}^{-}$ | - | Undefined | Undefined |  | - | Undefined |
|  |  |  | INTRTC <br> 0: Disable <br> 1: Enable | "0" is read |  | 0: Don't care <br> 1: Adjust | Clock enable | Alarm / enable | "0" is read | PAGE setting |
| RESTR | Reset register | 1328H <br> (Prohibit RMW) | DIS1HZ | DIS16HZ | RSTTMR | RSTALM | - | - | - | - |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
|  |  |  | $\begin{array}{\|l\|} \hline 1 \mathrm{~Hz} \\ 0: \text { Enable } \\ \text { 1: Disable } \\ \hline \end{array}$ | 16 Hz <br> 0: Enable <br> 1: Disable | 1: Reset Clock | 1: Reset alarm | Always write "0" |  |  |  |

(17) Melody/alarm generator

(18) NAND flash controller (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ND0FDTR | NAND <br> flash data transfer register | 1D00H | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
|  |  |  | Data window to read/write NAND flash |  |  |  |  |  |  |  |
| NDOFMCR | NAND flash mode control register | 1CC4H | WE | ECC1 | ECC0 | CE | PCNT1 | PCNT0 | ALE | CLE |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 0 |  | 0 | 0 0 |  | 0 | 0 |
|  |  |  | 0: Disable write operation <br> 1: Enable write operation | ECC circuit11 (at <CE>=X): Reset00 (at <CE>=1): Disable01 (at <CE>=1): Enable10 (at <CE>=1): ReadECC data calculatedby NDFC10 (at <CE>=0): Read IDdata |  | Chip enable 0: Disable ( $\overline{\text { NDCE }}$ is high) 1: Enable ( $\overline{\text { NDCE }}$ is low) | Power Control <br> Always write "11" |  | Address <br> Latch <br> Enable <br> 0: Low <br> 1: High | Command Latch Enable 0: Low 1: High |
| ND0FSR | NAND <br> flash <br> status register | 1 CC 8 H | BUSY | ${ }^{-}$ | $\bigcirc$ | ${ }^{-}$ | ${ }^{-}$ | - | - |  |
|  |  |  | R |  |  |  |  | ${ }^{-}$ | - |  |
|  |  |  | Undefined |  |  |  |  | - | $\bigcirc$ |  |
|  |  |  | 0: Ready <br> 1: Busy |  |  |  |  |  |  |  |
|  |  |  | $\mathrm{S}^{\text {Busy }}$ | , | - | $\xrightarrow{\text { S }}$ | S | - | S | RDY |
|  |  |  | - |  |  |  |  |  | - | R/W |
|  |  |  | $\xrightarrow{-}$ | - | > | $\bigcirc$ | $\bigcirc$ | $\xrightarrow{-}$ | - | 0 |
| NDOFISR | NAND <br> flash interrupt status register | 1 CCCH |  |  |  |  |  |  |  | Read: <br> 0: None <br> 1: Change NDR/B signal from BUSY to READY. <br> Write: <br> o: No change <br> 1: Clear to "0" |
|  | NAND |  | INTEN | - |  |  | $\mathrm{S}^{-}$ |  | S | MRDY |
|  | flash |  | R/W |  |  |  |  |  | - | R/W |
| ND0FIMR | interrupt | 1 CDOH | 0 | - | $\bigcirc$ | $\bigcirc$ | $\mathrm{S}^{-}$ | ${ }^{2}$ |  | 0 |
|  | mask register |  | 0: Disable <br> 1: Enable |  |  |  |  |  |  | Mask for RDY |
|  | NAND |  | - |  | $\mathrm{S}^{2}$ | $\xrightarrow{-}$ | SPW3 | SPW2 | SPW1 | SPW0 |
|  | flash |  |  |  |  |  |  |  |  |  |
| ND0FSPR | strobe pulse | 1CD4H |  |  |  | $\xrightarrow{-}$ | 0 | 0 | 0 | 0 |
|  | width register |  |  |  |  |  |  | e width for <br> $\times$ (This r | $\overline{\text { NDRE }}$, $\overline{\text { ND }}$ gister's valu | $\begin{aligned} & \overline{W E} \\ & \mathrm{UE}+1) \end{aligned}$ |
|  |  |  | $\mathrm{S}^{2}$ |  |  |  |  |  | - | RST |
|  | NAND |  | $\mathrm{S}^{-}$ |  | ${ }^{\text {cher }}$ |  | $\mathrm{S}^{2}$ | - | $\xrightarrow{-}$ | R/W |
| ND0FRSTR | flash reset | 1CD8H | - |  | $\mathrm{S}^{-}$ | $\mathrm{S}^{-}$ | $\bigcirc$ | $\mathrm{S}^{\text {c }}$ | $\bigcirc$ | 0 |
|  | register |  |  |  |  |  |  |  |  | Reset controller |
|  |  |  | CHSEL |  |  |  |  |  | , | $\xrightarrow{-}$ |
|  |  |  | R/W | - | - | $\bigcirc$ | , | S | $\bigcirc$ | , |
|  | NAND |  | 0 | ${ }^{-}$ | $\bigcirc$ | $\mathrm{C}^{-}$ | $\xrightarrow{-}$ | $\bigcirc$ | $\bigcirc$ | $\xrightarrow{-}$ |
| NDCR | control register | 01C0H | Channel selection <br> 0: Channel 0 <br> 1: Channel 1 |  |  |  |  |  |  |  |
| NDOECCRD | NANDflash ECCcoderegister | 1 CBOH | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Data window to read ECC code |  |  |  |  |  |  |  |

(17) NAND flash controller (2/2)

(19) $I^{2} S$

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2SBUFR | $I^{2} S$ FIFO <br> buffer (R) | 0800H (Prohibit RMW) | R15/R7 | R14/R6 | R13/R5 | R12/R4 | R11/R3 | R10/R2 | R9/R1 | R8/R0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
|  |  |  | Register for transmitting buffer (FIFO) |  |  |  |  | (Right channel) |  |  |
| I2SBUFL | $\mathrm{I}^{2}$ S FIFO <br> buffer (L) | 0808H (Prohibit RMW) | L15/L7 | L14/L6 | L13/L5 | L12/L4 | L11/L3 | L10/L2 | L9/L1 | L8/L0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
|  |  |  | Register for transmitting buffer (FIFO) (Left channel) |  |  |  |  |  |  |  |
| I2SCTLO | $I^{2} S$ control register 0 | 080EH | TXE | FMT | BUSY | DIR | BIT | MCK1 | MCK0 | I2SWCK |
|  |  |  | R/W |  | R | R/W |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Transmit 0: Stop <br> 1: Start | $\begin{array}{\|l\|} \hline \text { Mode } \\ 0: I^{2} S \\ \text { 1: SIO } \end{array}$ | Status <br> 0: Stop <br> 1: Under transmitting | First bit <br> 0: MSB <br> 1: LSB | Bit number 0: 8 bits 1: 16 bits | Baud rate  <br> 00:  <br> 01: $\mathrm{f}_{S Y S}$ $10: \mathrm{f}_{S Y S} / 4$ <br> 11: $\mathrm{f}_{S Y S} / 8$  |  | WS clock <br> 0: fs/4 <br> 1: TA1OUT |
|  |  |  | I2SWLVL | EDGE | I2SFSEL | I2SCKE | $\underline{ }$ |  |  | SYSCKE |
|  |  |  | R/W |  |  |  |  |  |  | R/W |
|  |  |  | 0 | 0 | 0 | 0 | $\bigcirc$ | $\mathrm{S}^{2}$ | $\bigcirc$ | 0 |
|  |  | 080FH | WS level <br> 0: Low left <br> 1: High left | Clock edge <br> 0 : Falling <br> 1: Rising | Select for stereo <br> 0: Stereo <br> (2 channel) <br> 1: Monaural <br> (1 channel) | Clock enable <br> (After transmit) <br> 0 : Operation <br> 1: Stop |  |  |  | System <br> clock <br> 0: Disable <br> 1: Enable |

## 6. Notes and Restrictions

### 6.1 Notation

(1) The notation for built-in I/O registers is as follows: Register symbol < Bit symbol> Example: TA01RUN<TA0RUN> denotes bit TA0RUN of register TA01RUN.
(2) Read-modify-write instructions (RMW)

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET 3, (TA01RUN); Set bit3 of TA01RUN.
Example 2: INC 1, $(100 \mathrm{H})$; Increment the data at 100 H .

- Examples of read-modify-write instructions on the TLCS-900

Exchange instruction
EX (mem), R

Arithmetic operations

| ADD (mem), R/\# | ADC (mem), R/\# |
| :--- | :--- | :--- |
| SUB (mem), R/\# | SBC (mem), R/\# |
| INC \#3, (mem) | DEC \#3, (mem) |

Logic operations
AND (mem), R/\# OR (mem), R/\#
XOR (mem), R/\#

Bit manipulation operations
STCF\#3/A, (mem) RES \#3, (mem)
SET \#3, (mem) CHG \#3, (mem)
TSET\#3, (mem)

Rotate and shift operations

| RLC | (mem) | RRC | (mem) |
| :--- | :--- | :--- | :--- |
| RL (mem) | RR | (mem) |  |
| SLA (mem) | SRA | (mem) |  |
| SLL (mem) | SRL | (mem) |  |
| RLD (mem) | RRD | (mem) |  |

(3) fOSCH, fc, fFPH, fSYS, fIO and one state

The clock frequency input on pins X 1 and 2 is referred to as foSCH. The clock selected by PLLCR0<FCSEL> is referred as fc.

The clock selected by SYSCR1<SYSCK> is refer to as fFPH. The clock frequency give by fFPH divided by 2 is referred to as system clock fSYs. The clock frequency give by fSYS divided by 2 is referred to as fiO.

One cycle of fSYs is referred to as one state.

### 6.2 Notes

(1) AM0 and AM1 pins

These pins are connected to the $\mathrm{V}_{\mathrm{CC}}$ (Power supply level) or the VSS (Grand level) pin. Do not alter the level when the pin is active.
(2) Reserved address areas

The 16 bytes area (FFFFF0H ~ FFFFFFH) cannot be used since it is reserved for use as internal area. If using an emulator, an optional 64 Kbytes of the 16 M bytes area is used for emulator control. Therefore, if using an emulator, this area cannot be used.
(3) Standby mode (IDLE1)

When the HALT instruction is executed in IDLE1 mode (in which only the oscillator operates), the internal RTC (Real-time-clock) and MLD (Melody-alarm-generator) operate. When necessity, stop the circuit before the HALT instruction is executed.
(4) Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result, a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.
(5) Watchdog timer

The watchdog timer starts operation immediately after a reset is released. Disable the watchdog timer when is not to be used.
(6) AD converter

The string resistor between the VREFH and VREFL pins can be cut by program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.
(7) CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU. (e.g., the transfer source address register (DMASn).)
(8) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.
(9) POP SR instruction

Please execute the POP SR instruction during DI condition.

## 7. Package Dimensions

Package Name: P-LQFP144-1616-0.40C
Unit: mm


Note: Palladium plating


[^0]:    -: Don't care

[^1]:    Note: The system must be put in the receive-enable state (SCOMODO<RXE> = 1) before data can be received.

