TOSHIBA

TOSHIBA Original CMOS 32-Bit Microcontroller

TLCS-900/H1 Series

TMP92CA25FG

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

CMOS 32-bit Microcontroller

TMP92CA25FG/JTMP92CA25

Outline and Device Characteristics

The TMP92CA25 is a high-speed advanced 32-bit Microcontroller developed for controlling equipment which processes mass data.

The TMP92CA25 has a high-performance CPU (900/H1 CPU) and various built-in I/Os.

The TMP92CA25FG is housed in a 144-pin flat package. The JTMP92CA25 is a chip form product.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU (900/H1 CPU)
 - Compatible with TLCS-900/L1 instruction code
 - 16 Mbytes of linear address space
 - General-purpose register and register banks
 - Micro DMA: 8 channels (250 ns/4 bytes at fsys = 20 MHz, best case)
- (2) Minimum instruction execution time: 50 ns (at fSYS = 20 MHz)

RESTRICTIONS ON PRODUCT USE

070208EBP

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties. 021023_C
- The products described in this document are subject to foreign exchange and foreign trade control laws. 060925_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

- (3) Internal memory
 - Internal RAM: 10 Kbytes (can be used for program, data and display memory)
 - Internal ROM: 0 Kbytes (used as boot program)
- (4) External memory expansion
 - Expandable up to 512 Mbytes (shared program/data area)
 - Can simultaneously support 8,- 16- or 32-bit width external data bus ... dynamic data bus sizing
- (5) Memory controller
 - Chip select output: 4 channels
- (6) 8-bit timers: 4 channels
- (7) 16-bit timer/event counter: 1 channel
- (8) General-purpose serial interface: 1 channels
 - UART/synchronous mode
 - IrDA ver.1.0 (115 kbps) mode selectable
- (9) Serial bus interface: 1 channel: 1 channel
 - I2C bus mode only
- (10) I2S (Inter-IC sound) interface: 1 channel
 - I²S bus mode/SIO mode selectable (Master, transmission only)
 - 32-byte FIFO buffer
- (11) LCD controller
 - Supports monochrome for STN
 - Built-in RAM LCD driver
- (12) SPI controller
 - Supported only SPI mode for SD card
- (13) SDRAM controller: 1 channel
 - Supports 16 M, 64 M, 128 M, 256 M, and up to 512-Mbit SDR (Single Data Rate)-SDRAM
 - Supported not only operate as RAM and Data for LCD display but also programming directly from SDRAM
- (14) Timer for real-time clock (RTC)
 - Based on TC8521A
- (15) Key-on wakeup (Interrupt key input)
- (16) 10-bit AD converter (Built-in Sample Hold circuit): 4 channels
- (17) Touch screen interface
 - Available to reduce external components
- (18) Watchdog timer
- (19) Melody/alarm generator
 - Melody: Output of clock 4 to 5461 Hz
 - Alarm: Output of 8 kinds of alarm pattern and 5 kinds of interval interrupt

92CA25-2 2007-02-28

(20) MMU

- Expandable up to 512 Mbytes (3 local area/8 bank method)
- Independent bank for each program, read data, write data and LCD display data

(21) Interrupts: 49 interrupt

- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 34 internal interrupts: Seven selectable priority levels
- 7 external interrupts: Seven selectable priority levels (6-edge selectable)
- (21) Input/output ports: 84 pins (Except Data bus (16bit), Address bus (24bit) and RD pin)

(22) NAND flash interface: 2 channels

- Direct NAND flash connection capability
- ECC (error detection) calculation (for SLC- type)

(23) Stand-by function

- Three HALT modes: IDLE2 (programmable), IDLE1, STOP
- Each pin status programmable for stand-by mode

(24) Triple-clock controller

- Clock doubler (PLL) supplies 40 system-clock from external 10MHz oscillator to CPU
- Clock gear function: Select high-frequency clock fc to fc/16
- RTC (fs = 32.768 kHz)

(25) Operating voltage:

- VCC = 3.0 V to 3.6 V (fc max = 40 MHz)
- VCC = 2.7 V to 3.6 V (fc max = 27 MHz)

(26) Package:

- 144-pin QFP (P-LQFP144 -1616-0.40C)
- 144-pin chip form is also available. For details, contact your local Toshiba sales representative.

92CA25-3 2007-02-28




Figure 1.1 TMP92CA25 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP92CA25FG, their names and functions are as follows:

2.1 Pin Assignment

Figure 2.1.1 shows the pin assignment of the TMP92CA25FG.




Figure 2.1.1 Pin Assignment Diagram (144-pin QFP)

2.2 PAD Assignment

(Chip size 4.98 mm \times 5.61 mm)

Table 2.2.1 Pad Assignment Diagram (144-pin chip)

Unit: µm

Pin No. Name X point Y point Point No. Pin No. Name Point Point No. X point Point No. Pin No. Name Point No. X Point Point No. Pin No. Name Point No. Name	2359 2359 2359 2359 2359 2359 2359	Y point 822 939 1055 1171
1 VREFL -2363 2309 49 DVSS2 -447 -2678 97 A13 2 VREFH -2363 2189 50 DVCC2 -297 -2678 98 A14 3 PG0 -2363 1934 51 D0 -172 -2678 99 A15 4 PG1 -2363 1593 52 D1 -72 -2678 100 P60 5 PG2 -2363 1493 53 D2 28 -2678 101 P61 6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359 2359 2359 2359 2359 2359	822 939 1055
2 VREFH -2363 2189 50 DVCC2 -297 -2678 98 A14 3 PG0 -2363 1934 51 D0 -172 -2678 99 A15 4 PG1 -2363 1593 52 D1 -72 -2678 100 P60 5 PG2 -2363 1493 53 D2 28 -2678 101 P61 6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359 2359 2359 2359 2359	939 1055
3 PG0 -2363 1934 51 D0 -172 -2678 99 A15 4 PG1 -2363 1593 52 D1 -72 -2678 100 P60 5 PG2 -2363 1493 53 D2 28 -2678 101 P61 6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359 2359 2359 2359	1055
4 PG1 -2363 1593 52 D1 -72 -2678 100 P60 5 PG2 -2363 1493 53 D2 28 -2678 101 P61 6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359 2359 2359	
5 PG2 -2363 1493 53 D2 28 -2678 101 P61 6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359 2359	1171
6 PG3 -2363 1393 54 D3 128 -2678 102 P62 7 P96 -2363 1293 55 D4 228 -2678 103 P63	2359	4000
7 P96 -2363 1293 55 D4 228 -2678 103 P63		1288
		1400
8 DU/ 1 73631 1107 56 1 15 1 2001 7670 107 107 107 107 107 107 107 107 107 1	2359	1514
	-	1643
9 PA3 -2363 1088 57 D6 429 -2678 105 P64	2359	1779
10 PA4 -2363 988 58 D7 529 -2678 106 P65	2359	1902
11 PA5 -2363 888 59 P10 629 -2678 107 P66	2359	2027
12 PA6 -2363 788 60 P11 729 -2678 108 P67	2359	2309
13 PA7 -2363 688 61 P12 829 -2678 109 P70	1994	2675
14 P90 -2363 587 62 P13 929 -2678 110 P71	1874	2675
15 P91 -2363 487 63 P14 1029 -2678 111 P72	1753	2675
16 P92 -2363 387 64 P15 1129 -2678 112 P73	1633	2675
17 P93 -2363 287 65 P16 1229 -2678 113 P74	1527	2675
18 P94 -2363 187 66 P17 1329 -2678 114 P75	1420	2675
19 P95 -2363 87 67 PN0 1429 -2678 115 P76	1316	2675
20 PC2 -2363 -13 68 PN1 1529 -2678 116 P80	1211	2675
21 PL0 -2363 -113 69 PN2 1630 -2678 117 PC6	1104	2675
22 PL1 -2363 -213 70 PN3 1753 -2678 118 P81	999	2675
23 PL2 -2363 -313 71 PN4 1873 -2678 119 P82	893	2675
24 PL3 -2363 -413 72 PN5 1994 -2678 120 P83	787	2675
25 PL4 -2363 -514 73 PN6 2359 -2313 121 P84	682	2675
26 PL5 -2363 -614 74 PN7 2359 -2049 122 P85	574	2675
27 PL6 -2363 -714 75 PK4 2359 -1708 123 P86	468	2675
28 PL7 -2363 -814 76 PK5 2359 -1587 124 P87	363	2675
29 PK0 -2363 -914 77 PK6 2359 -1472 125 PC7	259	2675
30 PK1 -2363 -1014 78 PK7 2359 -1359 126 PF0	154	2675
31 PK2 -2363 -1114 79 PF3 2359 -1243 127 PF1	50	2675
32 PK3 -2363 -1215 80 PF4 2359 -1131 128 PF2	-55	2675
33 PM2 -2363 -1473 81 DVSS3 2359 -1012 129 PC0	-158	2675
34 PM1 -2363 -1594 82 PF5 2359 -885 130 PC1	-261	2675
35 XT1 -2363 -1935 83 PF6 2359 -749 131 PF7	-364	2675
36 XT2 -2363 -2313 84 A0 2359 -639 132 PJ0	-467	2675
37 RTCVCC -1986 -2678 85 A1 2359 -530 133 PJ1	-568	2675
38 BE -1853 -2678 86 A2 2359 -420 134 PJ2	-669	2675
39 PC4 -1732 -2678 87 A3 2359 -311 135 PJ3	-771	2675
40 PC5 -1612 -2678 88 A4 2359 -199 136 PJ4	-872	2675
41 DVCC1 -1499 -2678 89 A5 2359 -88 137 PJ5	-972	2675
42 X1 -1386 -2678 90 A6 2359 23 138 PJ6	-1074	2675
43 DVSS1 -1261 -2678 91 A7 2359 134 139 PJ7	-1175	2675
44 X2 -972 -2678 92 A8 2359 245 140 PA0	-1278	2675
45 AM0 -872 -2678 93 A9 2359 356 141 PA1	-1379	2675
46 AM1 -772 -2678 94 A10 2359 473 142 PA2	-1499	2675
47 RESET -672 -2678 95 A11 2359 589 143 AVSS	-1860	2675
48 PC3 -572 -2678 96 A12 2359 705 144 AVCC	-1985	2675

2.3 Pin Names and Functions

The following table shows the names and functions of the input/output pins

Table 2.3.1 Pin Names and Functions (1/5)

Pin Name	Number of Pins	I/O	Function
D0 to D7	8	I/O	Data: Data bus 0 to 7
P10 to P17	0	I/O	Port 1: I/O port input or output specifiable in units of bits
D8 to D15	8	I/O	Data: Data bus 8 to 15
A0 to A7	8	Output	Address: Address bus 0 to 7
A8 to A15	8	Output	Address: Address bus 8 to 15
P60 to P67	8	I/O	Port 6: I/O port input or output specifiable in units of bits
A16 to A23	0	Output	Address: Address bus 16 to 23
P70	1	Output	Port70: Output port
RD	1	Output	Read: Outputs strobe signal to read external memory
P71		I/O	Port 71: I/O port
WRLL	1	Output	Write: Output strobe signal for writing data on pins D0 to D7
NDRE		Output	NAND flash read: Outputs strobe signal to read external NAND flash
P72		I/O	Port 72: I/O port
WRLU	1	Output	Write: Output strobe signal for writing data on pins D8 to D15
NDWE		Output	Write Enable for NAND flash
P73	1	Output	Port 73: Output port
EA24	1	Output	Extended Address 24
P74	1	Output	Port 74: Output port
EA25	•	Output	Extended Address 25
P75		I/O	Port 75: I/O port
R/\overline{W}	1	Output	Read/Write: 1 represents read or dummy cycle; 0 represents write cycle
NDR/B		Input	NAND flash ready (1)/Busy (0) input
P76	1	I/O	Port 76: I/O port
WAIT	ı	Input	Wait: Signal used to request CPU bus wait

Table 2.3.2 Pin Names and Functions (2/5)

Dutput Port81: Output Output Chip select 10: Outputs "low" when address is within specified address area	Pin Name	Number of Pins	I/O	Function
Post	P80	1	Output	Port80: Output port
Sociation 1	-		·	
SDCS Output Chip select for SDRAM: Outputs "0" when address is within SDRAM address area			-	• •
P82		1		·
GSZ 1	-		-	
CSZA		4	-	
P83		1	-	
CSSS 1			-	
P84 Output Fort84: Output port Output Expand chip select: ZB: Outputs "0" when address is within specified address area Output Chip select for NAND flash 0: Outputs "0" when NAND flash 0 is enabled		1	-	• •
CSZE 1	-			
NDOCE Output Chip select for NAND flash 0: Outputs "0" when NAND flash 0 is enabled		1	•	, ,
P85 Output Port85: Output port Chips select: ZC: Outputs "0" when address is within specified address area Output Chip select for NAND flash 1: Outputs "0" when NAND flash 1 is enabled		l	-	· · · · · · · · · · · · · · · · · · ·
CSZC 1	-			
NDICE Output Chip select for NAND flash 1: Outputs "0" when NAND flash 1 is enabled		1	•	• •
P86 CSZD		ı	-	· · · · · · · · · · · · · · · · · · ·
CSZD	-			·
P87 CSZE 1 Output Port87: Output port Output Expand chip select: ZE: Outputs "0" when address is within specified address area P90 TXD0 1 Output Serial 0 send data: Open-drain output programmable I2SCKO Output I²S clock output P91 RXD0 1 Input Serial 0 receive data Output I²S data output P92 V/O SCLKO CTS0 1 V/O Serial 0 clock I/O Input Serial 0 data send enable (Clear to send) I2SWS Output I²S word select output P93 T V/O SDA 1 V/O Port 93: I/O port I²C data I/O P94 SCL I V/O P95 SCL I V/O P07		1		
CSZE	P87			
P90 TXD0 TXD0 TXD0 TXD0 TXD0 TXD0 TXD0 TXD		1	•	·
TXD0 1 Output Serial 0 send data: Open-drain output programmable Output 1 ² S clock output P81	P90		I/O	
I2SCKO		1		·
RXD0 1 Input Output 12S data output P92	12SCKO		Output	
I2SDO	P91		I/O	Port91: I/O port (Schmitt-input)
P92 SCLK0 CTS0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RXD0	1	Input	Serial 0 receive data
SCLK0 TSO 1	I2SDO		Output	I ² S data output
Input Serial 0 data send enable (Clear to send) I2SWS	-			
Input Serial 0 data send enable (Clear to send) 12SWS		1	I/O	
P93 SDA 1 I/O Port 93: I/O port 1 C data I/O P94 SCL 1 Output P95 CLK32KO 1 Output Output Output fs (32.768 kHz) clock P96 1 Input Interrupt request pin4: Interrupt request with programmable rising/falling edge PX Output V-Plus: Pin connectted to X+ for touch screen panel P97 1 Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output V-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 8 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)				
SDA 1 I/O I ² C data I/O P94	-			
P94 SCL 1 I/O Port 94: I/O port SCL P95 CLK32KO 1 Output Output S (32.768 kHz) clock P96 1 Input Interrupt request pin4: Interrupt request with programmable rising/falling edge PX Output Port 97: Input port (Schmitt-input) INT5 INT5 INT5 PY Output Port 97: Input port (Schmitt-input) Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)		1		
SCL 1 I/O I ² C clock I/O P95				
SCL I/O I ⁻ C clock I/O	_	1		
CLK32KO Output Output fs (32.768 kHz) clock P96 Input Interrupt Port 96: Input port (Schmitt-input) Interrupt request pin4: Interrupt request with programmable rising/falling edge Output X-Plus: Pin connectted to X+ for touch screen panel P97 Input Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)	SCL	·	I/O	I [*] C clock I/O
P96		1	•	, ,
INT4 Input Interrupt request pin4: Interrupt request with programmable rising/falling edge Output X-Plus: Pin connectted to X+ for touch screen panel P97 1 Input Port 97: Input port (Schmitt-input) INT5 Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 8 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)				·
PX Output X-Plus: Pin connectted to X+ for touch screen panel P97 1 Input Port 97: Input port (Schmitt-input) INT5 Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 8 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)		1	-	' ' '
P97 1 Input Port 97: Input port (Schmitt-input) INT5 Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 R Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)				, , , , , , , , , , , , , , , , , , , ,
INT5 Input Interrupt request pin5: Interrupt request with programmable rising/falling edge PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)		,		·
PY Output Y-Plus: Pin connectted to Y+ for touch screen panel PA0 to PA7 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)		7	-	
PA0 to PA7 Input Port: A0 to A7 port: Pin used to input ports (Schmitt input, with pull-up resistor)				
	KI0 to KI7	8	Input	Key input 0 to 7: Pin used for key-on wakeup 0 to 7

TOSHIBA

Table 2.3.3 Pin Names and Functions (3/5)

Pin Name	Number of Pins	I/O	Function
PC0		I/O	Port C0: I/O port (Schmitt-input)
INT0	1	Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
TA1OUT		Output	8-bit timer 1 output: Timer 1 output
PC1		I/O	Port C1: I/O port (Schmitt-input)
INT1	1	Input	Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge
TA3OUT		Output	8-bit timer 3 output: Timer 3 output
PC2		I/O	Port C2: I/O port (Schmitt-input)
INT2	1	Input	Interrupt request pin 2: Interrupt request pin with programmable rising/falling edge
TB0OUT0		Output	Timer B0 output
PC3	4	I/O	Port C3: I/O port (Schmitt-input)
INT3	1	Input	Interrupt request pin 3: Interrupt request pin with programmable rising/falling edge
PC4 to PC5	2	I/O	Port C4 to C5: U/O port
PC6		I/O	Port C6: I/O port
KO8	1	Output	Key Output 8: Pin used of key-scan strobe (Open-drain output programmable)
EA24		Output	Extended Address 24
PC7		I/O	Port C7: I/O port
CSZF	1	Output	Expand chip select: ZF: Outputs "0" when address is within specified address area
EA25	Output		Extended Address 25
PF0	4	I/O	Port F0: I/O port (Schmitt-input)
TXD0	1	Output	Serial 0 send data: Open-drain output programmable
PF1	1	I/O	Port F1: I/O port (Schmitt-input)
RXD0	'	Input	Serial 0 receive data
PF2		I/O	Port F2: I/O port (Schmitt-input)
SCLK0	1	I/O	Serial 0 clock I/O
CTS0		Input	Serial 0 data send enable (Clear to send)
PF7	1	Output	Port F7: Output port
SDCLK	1	Output	Clock for SDRAM (When SDRAM is not used, SDCLK can be used as system clock)
PG0 to PG1	0	Input	Port G0 to G1 port: Pin used to input ports
AN0 to AN1	2	Input	Analog input 0 to 1: Pin used to Input to AD conveter
PG2		Input	Port G2 port: Pin used to input ports
AN2	1	Input	Analog input 2: Pin used to Input to AD conveter
MX		Output	X-Minus: Pin connectted to X- for touch screen panel
PG3		Input	Port G3 port: Pin used to input ports
AN3	4	Input	Analog input 3: Pin used to input to AD conveter
MY	1	Output	Y-Minus: Pin connectted to Y- for touch screen panel
ADTRG		Intput	AD trigger: Signal used to request AD start

TOSHIBA

Table 2.3.4 Pin Names and Functions (4/5)

Pin Name	Number of Pins	I/O	Function						
PJ0		Output	Port J0: Output port						
SDRAS	1	Output	Row address strobe for SDRAM						
SRLLB		Output	Data enable for SRAM on pins D0 to D7						
PJ1		Output	Port J1: Output port						
SDCAS	1	Output	Column address strobe for SDRAM						
SRLUB		Output	Data enable for SRAM on pins D8 to D15						
PJ2		Output	Port J2: Output port						
SDWE	1	Output	Write enable for SDRAM						
SRWR		Output	Write for SRAM: Strobe signal for writing data						
PJ3	1	Output	Port J3: Output port						
SDLLDQM	•	Output	Data enable for SDRAM on pins D0 to D7						
PJ4	1	Output	Port J4: Output port						
SDLUDQM	•	Output	Data enable for SDRAM on pins D8 to D15						
PJ5	1	I/O	Port J5: I/O port						
NDALE	'	Output	Address latch enable for NAND flash						
PJ6	1	I/O	Port J6: I/O port						
NDCLE	•	Output	Command latch enable for NAND flash						
PJ7	1	Output	Port J7: Output port						
SDCKE	•	Output	Clock enable for SDRAM						
PK0	1	Output	Port K0: Output port						
LCP0	•	Output	LCD driver output pin						
PK1	1	Output	Port K1: Output port						
LLP	'	Output	LCD driver output pin						
PK2	1	Output	Port K2: Output port						
LFR	'	Output	LCD driver output pin						
PK3	1	Output	Port K3: Output port						
LBCD	'	Output	LCD driver output pin						
PK4	1	I/O	Port K4: I/O port						
SPDI		Input	Data input pin for SD card						
PK5	1	I/O	Port K5: I/O port						
SPDO	•	Output	Data output pin for SD card						
PK6	1	I/O	Port K6: I/O port						
SPCS	•	Output	Chip select pin for SD card						
PK7	1	I/O	Port K7: I/O port						
SPCLK	•	Output	Clock output pin for SD card						
PL0 to PL3	4	Output	Port L0 to L3: Output port						
LD0 to LD3	•	Output	Data bus for LCD driver						
PL4 to PL5	2	I/O	Port L4 to L5: I/O port						
LD4 to LD5		Output	Data bus for LCD driver						
PL6	1	I/O	Port L6: I/O port						
LD6		Output	Data bus for LCD driver						
BUSRQ		Input	Bus request: request pin that set external memory bus to high-impedance (for External DMAC)						
PL7	1	I/O	Port L7: I/O port						
LD7		Output	Data bus for LCD driver						
BUSAK		Output	Bus acknowledge: this pin show that external memory bus pin is set to high-impedance by receiving BUSRQ (for External DMAC)						

Table 2.3.5 Pin Names and Functions (5/5)

Pin Name	Number of Pins	I/O	Function
PM1	4	Output	Port M1: Output port
MLDALM	1	Output	Melody/alarm output pin
PM2		Output	Port M2: Output port
ALARM	1	Output	RTC alarm output pin
MLDALM		Output	Melody/alarm output pin (inverted)
PN0 to PN7	8	I/O	Port N0 to N7: I/O port
KO0 to KO7		Output	Key out pin (Open-drain setting)
			Operation mode:
			Fix to AM1 = "0", AM0 = "1" for 16-bit external bus starting
AM0, AM1	2	Input	Fix to AM1 = "1", AM0 = "0" for 32-bit external bus starting
			Fix to AM1 = "1", AM0 = "1" Prohibit setting
			Fix to AM1 = "0", AM0 = "0" Prohibit setting
X1/X2	2	I/O	High-frequency oscillator connection pins
XT1/XT2	2	I/O	Low-frequency oscillator connection pins
RESET	1	Input	Reset: Initializes TMP92CA25 (with pull-up resistor, Schmitt input)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
RTCVCC	1	-	Power supply pin for RTC
BE	1	Input	Back up enable pin: When power off DV _{CC} and AV _{SS} during RTC is operating, set to "L" level beforehand. Usually, this pin used to "H" level. (Schmitt input)
AVCC	1	_	Power supply pin for AD converter
AVSS	1	_	GND pin for AD converter (0 V)
DVCC	3	-	Power supply pins (All DV _{CC} pins should be connected to the power supply pin)
DVSS	3	_	GND pins (0 V) (All DV _{SS} pins should be connected to GND (0 V))

3. Operation

This section describes the basic components, functions and operation of the TMP92CA25.

3.1 CPU

The TMP92CA25 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

3.1.1 CPU Outline

The TLCS-900/H1 CPU is a high-speed, high-performance CPU based on the TLCS-900/L1 CPU. The TLCS-900/H1 CPU has an expanded 32-bit internal data bus to process instructions more quickly.

The following is an outline of the CPU:

Table 3.1.1 TMP92CA25 Outline

Parameter	TMP9	2CA25		
Width of CPU address bus	24 bits			
Width of CPU data bus	32	bits		
Internal operating frequency	Max 2	20 MHz		
Minimum bus cycle	1-clock access (50	ns at f _{SYS} = 20MHz)		
Internal RAM	32-bit 1-c	lock access		
	8-bit 2-clock access	INTC, SDRAMC, MEMC, NDFC, TSI, PORT		
Internal I/O	16-bit 2-clock access	I2S, SPIC, LCDC		
	8-bit 5~6-clock access	TMRA, TMRB, SIO, RTC, MLD/ALM, SBI, CGEAR, ADC		
External SRAM, Masked ROM	8- or 16-bit 2-clock access			
External Styalwi, Wasked NOW	(waits can be inserted)			
External SDRAM	16-bit 1-c	lock access		
External NAND flash	8-bit 4-cle	ock access		
External NAND hash	(waits can be inserted)			
Minimum instruction execution cycle	1-clock (50 ns a	at f _{SYS} = 20MHz)		
Conditional jump	2-clock (100 ns	at f _{SYS} = 20MHz)		
Instruction queue buffer	12	bytes		
Instruction set	Compatible with TLCS-900/L1			
แเอนนบนบน ระน	(LDX instruction is deleted)			
CPU mode	Maximum	mode only		
Micro DMA	8 ch	annels		

3.1.2 Reset Operation

When resetting the TMP92CA25, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input low for at least 20 system clocks (16 μs at fc = 40 MHz).

At reset, since the clock doubler (PLL) is bypassed and the clock-gear is set to 1/16, the system clock operates at 1.25 MHz (fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0> ← data in location FFFF00H PC<15:8> ← data in location FFFF01H PC<23:16> ← data in location FFFF02H

- Sets the stack pointer (XSP) to 00000000H.
- Sets bits <IFF2:0> of the status register (SR) to 111 (thereby setting the interrupt level mask register to level 7).
- Clears bits <RFP1:0> of the status register to 00 (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as shown in the "Special Function Register" table in section 5.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Internal reset is released as soon as external reset is released.

Memory controller operation cannot be ensured until the power supply becomes stable after power-on reset. External RAM data provided before turning on the TMP92CA25 may be corrupted because the control signals are unstable until the power supply becomes stable after power on reset.




Figure 3.1.1 Power on Reset Timing Example




Figure 3.1.2 TMP92CA25 Reset Timing Chart

3.1.3 Setting of AM0 and AM1

Set AM1 and AM0 pins as shown in Table 3.1.2 according to system usage.

Table 3.1.2 Operation Mode Setup Table

Operation Mode	Mode Setup Input Pin				
Operation wode	RESET	AM1	AM0		
16-bit external bus starting (MULTI 16 mode)		0	1		
8-bit external bus starting (MULTI 8 mode)		1	0		
Prohibit setting		1	1		
Reserve (Toshiba test mode)		0	0		

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP92CA25.




Figure 3.2.1 Memory Map

Note 1: The Provisional emulator control area, mapped F00000H to F0FFFFH after reset, is for emulator use and so is not available.

When emulator WR signal and RD signal are asserted, this area is accessed. Ensure external memory is used.

Note 2: Do not use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved for an emulator.

3.3 Clock Function and Stand-by Function


The TMP92CA25 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reduction circuits. They are used for low power, low noise systems.

This chapter is organized as follows:

- 3.3.1 Block diagram of system clock
- 3.3.2 SFR
- 3.3.3 System clock controller
- 3.3.4 Clock doubler (PLL)
- 3.3.5 Noise reduction circuits
- 3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2, XT1 and XT2 pins) and (c) triple clock mode (X1, X2, XT1 and XT2 pins and PLL).

Figure 3.3.1 shows a transition figure.



- Note 1: It is not possible to control PLL in SLOW mode when shifting from SLOW mode to NORMAL mode with use of PLL. (PLL start up/stop/change write to PLLCR0<PLLON>, PLLCR1<FCSEL> register)
- Note 2: When shifting from NORMAL mode with use of PLL to NORMAL mode, execute the following setting in the same order.
 - 1) Change CPU clock (PLLCR0<FCSEL> ← "0")
 - 2) Stop PLL circuit (PLLCR1<PLLON> ← "0")
- Note 3: It is not possible to shift from NORMAL mode with use of PLL to STOP mode directly.

 NORMAL mode should be set once before shifting to STOP mode. (Sstop the high-frequency oscillator after stopping PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined as one state.

3.3.1 Block Diagram of System Clock




Figure 3.3.2 Block Diagram of System Clock

3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN				WUEF		
(10E0H)	Read/Write	R/	W				R/W		
	After reset	1	1				0		
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillation	Low- frequency oscillator (fs) 0: Stop 1: Oscillation				Warm-up timer 0: Write don't care 1: Write start timer 0: Read end warm-up 1: Read do not end		
		_		_	_		warm-up		
		7	6	5	4	3	2	1	0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(10E1H)	Read/Write						-	/W	
	After reset					0	1	0	0
	Function					Select system clock 0: fc 1: fs	Select gear v 000: fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserv 110: (Reserv 111: (Reserv	ed)	equency (fc)
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol	-		WUPTM1	WUPTM0	HALTM1	HALTM0		
(10E2H)	Read/Write	R/W			R	/W			
	After reset	0		1	0	1	1		
	Function	Always write "0"		Warm-up tim 00: Reserve 01: 2 ⁸ /input 1 10: 2 ¹⁴ /input 11: 2 ¹⁶ /input	d frequency frequency	HALT mode 00: Reserve 01: STOP m 10: IDLE1 m 11: IDLE2 m	d ode ode		

Note 1: The unassigned registers, SYSCR0<bit5:3>, SYSCR0<bit1:0>, SYSCR1<bit7:4>, and SYSCR2<bit6, bit1:0> are read as undefined value.

Note 2: Low-frequency oscillator is enabled on reset.

Figure 3.3.3 SFR for System Clock

		7	6	5	4	3	2	1	0				
EMCCR0	Bit symbol	PROTECT					EXTIN	DRVOSCH	DRVOSCL				
(10E3H)	Read/Write	R						R/W					
	After reset	0	/				0	1	1				
	Function	Protect flag					1: External	fc oscillator	fs oscillator				
		0: OFF					clock	driver ability	driver ability				
		1: ON						1: Normal	1: Normal				
								0: Weak	0: Weak				
EMCCR1	Bit symbol												
(10E4H)	Read/Write												
	After reset		Cuitab th	o protoct ON/		a tha fallawia	a to 1at KEV	and KEV					
	Function	1		•	OFF by writing sequence EM	-							
EMCCR2	Bit symbol				sequence EM								
(10E5H)	Read/Write						,						
	After reset												
	Function												

Note: When restarting the oscillator from the stop oscillation state (e.g. restarting the oscillator in STOP mode), set EMCCRO<DRVOSCH>, <DRVOSCL> = "1".

Figure 3.3.4 SFR for System Clock

PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG					
Read/Write		R/W	R					
After reset		0	0					
Function		Select fc clock 0: fosch 1: fpLL	Lock up timer status flag 0: Not end 1: End					

Note: Ensure that the logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

PLLCR1 (10E9H)

	7	6	5	4	3	2	1	0
Bit symbol	PLLON							
Read/Write	R/W							
After reset	0							
Function	Control on/off 0: OFF 1: ON							

Figure 3.3.5 SFR for PLL

PxDR (xxxxH)

	7	6	5	4	3	2	1	0
Bit symbol	Px7D	Px6D	Px5D	Px4D	Px3D	Px2D	Px1D	Px0D
Read/Write	R/W							
After reset	1	1	1	1	1	1	1	1
Function		Output/input buffer drive-register for stand-by mode						

(Purpose and use)

This register is used to set each pin status at stand-by mode.

All ports have registers of the format shown above. ("x" indicates the port name.)

For each register, refer to "3.5 Function of ports".

Before "Halt" instruction is executed, set each register according to the expected pin-status. They will be effective after the CPU has executed the "Halt" instruction.

This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).

The output/input buffer control table is shown below.

OE	PxnD	Output Buffer	Input Buffer
0	0	OFF	OFF
0	1	OFF	ON
1	0	OFF	OFF
1	1	ON	OFF

Note 1: OE denotes an output enable signal before stand-by mode.

Basically, PxCR is used as OE.

Note 2: "n" in PxnD denotes the bit number of PORTx.

Figure 3.3.6 SFR for Drive Register

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle SYSCK \rangle = 0$ and $\langle GEAR2:0 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from normal mode to slow mode

When the resonator is connected to the X1 and X2 pins, or to the XT1 and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM1:0>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.1 shows the warm-up time.

- Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.
- Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Table 3.3.1 Warm-up Times

at $f_{OSCH} = 40 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$


Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to Normal Mode	Change to Slow Mode	
01 (28/frequency)	6.4 (μs)	7.8 (ms)	
10 (2 ¹⁴ /frequency)	409.6 (μs)	500 (ms)	
11 (2 ¹⁶ /frequency)	1.638 (ms)	2000 (ms)	

Example 1: Setting the clock

Changing from high-frequency (fc) to low-frequency (fs).

SYSCR0 EQU 10E0H SYSCR1 EQU 10E1H SYSCR2 EQU 10E2H LD (SYSCR2), $0 \times 1 \cdot 1 - X \times B$; Sets warm-up time to 2¹⁶/fs. Enables low-frequency oscillation. SET 6, (SYSCR0) SET 2, (SYSCR0) Clears and starts warm-up timer. WUP: BIT 2, (SYSCR0) Detects stopping of warm-up timer. NZ, WUP JR Changes f_{SYS} from fc to fs. SET 3, (SYSCR1) RES 7, (SYSCR0) Disables high-frequency oscillation.

X: Don't care, -: No change




Example 2: Setting the clock

Changing from low-frequency (fs) to high-frequency (fc).

SYSCR0 EQU SYSCR1 EQU 10E1H SYSCR2 EQU 10E2H (SYSCR2), $0 \times 1 \cdot 0 - - \times \times B$; Sets warm-up time to 2¹⁴/fc. LD SET 7, (SYSCR0) Enables high-frequency oscillation. SET 2, (SYSCR0) Clears and starts warm-up timer. WUP: 2, (SYSCR0) BIT Detects stopping of warm-up timer. JR NZ, WUP Changes f_{SYS} from fs to fc. RES 3, (SYSCR1) Disables low-frequency oscillation. **RES** 6, (SYSCR0)

X: Don't care, -: No change



(2) Clock gear controller

fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example 3: Changing to a high-frequency gear

```
SYSCR1 EQU 10E1H

LD (SYSCR1), XXXX0000B ; Changes f<sub>SYS</sub> to fc/2.
LD (DUMMY), 00H ; Dummy instruction
X: Don't care
```

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary for the warm-up time to elapse before the change occurs after writing the register value.

There is the possibility that the instruction following the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction following the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

Example:

SYSCR1 EQU

EQU 10E1H

LD (SYSCR1), XXXX0001B ; Changes f_{SYS} to fc/4.

LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed after clock gear has changed

3.3.4 Clock Doubler (PLL)

PLL outputs the fPLL clock signal, which is four times as fast as fOSCH. A low-speed-frequency oscillator can be used, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, so setting to PLLCR0, PLLCR1 register is needed before use.

As with an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by a 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency range for PLL

The input frequency range (High-frequency oscillation) for PLL is as follows: $f_{OSCH} = 6$ to 10 MHz ($V_{CC} = 3.0$ to 3.6 V)

Note 2: PLLCR0<LUPFG>

The logic of PLLCR0<LUPFG> is different from 900/L1's DFM.


Exercise care in determining the end of lock up time.

The following is an example of settings for PLL starting and PLL stopping.

Example 1: PLL starting

```
PLLCR0
            EQU
                    10E8H
PLLCR1
            EQU
                    10E9H
                    (PLLCR1), 1 X X X X X X X B ;
            ΙD
                                                      Enables PLL operation and starts lock up.
LUP:
            BIT
                    5, (PLLCR0)
                                                      Detects end of lock up.
            JR
                    Z, LUP
                    (PLLCR0), X1XXXXXB;
                                                      Changes fc from 10 MHz to 40 MHz.
            LD
```

X: Don't care



Example 2: PLL stopping

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H

LD (PLLCR0), X0XXXXXXB ; Changes fc from 40 MHz to10 MHz.

LD (PLLCR1), 0XXXXXXXB ; Stop PLL.

X: Don't care

<FCSEL>

<PLLON>

PLL output: fPLL

System clock f_{SYS}

Changes from 40 MHz to 10 MHz
Stops PLL operation

<u>Limitations on the use of PLL</u>

1. It is not possible to execute PLL enable/disable control in the SLOW mode (fs) (writing to PLLCR0 and PLLCR1).

PLL should be controlled in the NORMAL mode.

2. When stopping PLL operation during PLL use, execute the following settings in the same order.

```
LD (PLLCR0), 00H ; Change the clock f<sub>PLL</sub> to f<sub>OSCH</sub> LD (PLLCR1), 00H ; PLL stop
```

3. When stopping the high-frequency oscillator during PLL use, stop PLL before stopping the high-frequency oscillator.

Examples of settings are shown below:

- (1) Start up/change control
 - (OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP)
 → High-frequency oscillator start up → High-frequency oscillator operation
 mode (fosch) → PLL start up → PLL use mode (fpll)

```
(SYSCR0), 1 1 - - - 1 - - B; High-frequency oscillator start/warm-up start
          LD
WUP:
          BIT
                   2, (SYSCR0)
                                                           - Check for warm-up end flag
          JR
                   NZ. WUP
                                  - - - - 0 - - - B; Change the system clock fs to fosch 1 - - - - - B; PLL start-up/lock up start
          LD
                   (SYSCR1),
          LD
                   (PLLCR1),
LUP:
          BIT
                   5, (PLLCR0)
          JR
                   Z, LUP
                                                             Change the system clock fosch to fpll
                   (PLLCR0),
          LD
```

(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator Operate) \rightarrow High-frequency oscillator operation mode (fosch) \rightarrow PLL start up \rightarrow PLL use mode (fpll)

```
LD (SYSCR1), ---- B; Change the system clock fs to fosch

LD (PLLCR1), 1 ---- B; PLL start-up/lock up start

LUP: BIT 5, (PLLCR0)

JR Z, LUP

LD (PLLCR0), -1 ---- B; Change the system clock fosch to fell
```

(Error) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) → High-frequency oscillator start up → PLL start up → PLL use mode (fpLL)

```
LD
                                                             High-frequency oscillator start/warm-up start
                   (SYSCR0),
WUP:
          BIT
                  2, (SYSCR0)
                                                       ; } Check for warm-up end flag
          JR
                  NZ, WUP
                                                  PLL start-up/ics;

Check for lock up end flag
          LD
                   (PLLCR1),
LUP:
          BIT
                  5, (PLLCR0)
          JR
                  Z, LUP
                                                             Change the internal clock fosch to fpll
          LD
                   (PLLCR0),
          LD
                   (SYSCR1),
                                     --- 0 --- B ;
                                                             Change the system clock fs to fPLL
```

(2) Change/stop control

(OK) PLL use mode (f_{PLL}) → High-frequency oscillator operation mode (f_{OSCH}) → PLL Stop → Low-frequency oscillator operation mode (f_S) → High-frequency oscillator stop

```
LD
      (PLLCR0),
                     - 0 - - - - B;
                                         Change the system clock fPLL to fOSCH
LD
      (PLLCR1),
                     0 - - - - - B;
                                         PLL stop
                     ----B;
LD
                                         Change the system clock fosch to fs
      (SYSCR1),
LD
       (SYSCR0),
                     0 - - - - - B;
                                         High-frequency oscillator stop
```

(Error) PLL use mode (fpLL) \rightarrow Low-frequency oscillator operation mode (fs) \rightarrow PLL stop \rightarrow High-frequency oscillator stop

```
LD (SYSCR1), ---- B; Change the system clock f<sub>PLL</sub> to fs

LD (PLLCR0), -0---- B; Change the internal clock (fc) f<sub>PLL</sub> to f<sub>OSCH</sub>

LD (PLLCR1), 0----- B; PLL stop

LD (SYSCR0), 0---- B; High-frequency oscillator stop
```

(OK) PLL use mode (f_{PLL}) → Set the STOP mode → High-frequency oscillator operation mode (f_{OSCH}) → PLL stop → Halt (High-frequency oscillator stop)

```
LD (SYSCR2), ---- 0 1 -- B; Set the STOP mode (This command can be executed before use of PLL)

LD (PLLCR0), -0---- B; Change the system clock f<sub>PLL</sub> to f<sub>OSCH</sub>

LD (PLLCR1), 0----- B; PLL stop

HALT ; Shift to STOP mode
```

(Error) PLL use mode (f_{PLL}) \rightarrow Set the STOP mode \rightarrow Halt (High-frequency oscillator stop)

```
LD (SYSCR2), ---- 0 1 -- B; Set the STOP mode (This command can execute before use of PLL)

HALT; Shift to STOP mode
```

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents


When above function is used, set EMCCR0 and EMCCR2 registers

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. At reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.


Note: This function (EMCCR0<DRVOSCH> = "0") is available when $f_{OSCH} = 6$ to 10 MHz.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drive ability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. At reset, <DRVOSCL> is initialized to "1".

(3) Single drive for high-frequency oscillator

(Purpose)

Remove the need for twin drives and prevent operational errors caused by noise input to X2 pin when an external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register. X2 pin's output is always "1".

At reset, <EXTIN> is initialized to "0".

2007-02-28

(4) Runaway prevention using SFR protection register

(Purpose)

Prevention of program runaway caused by introduction of noise.

Write operations to a specified SFR are prohibited so that the program is protected from runaway caused by stopping of the clock or by changes to the memory control register (memory controller, MMU) which prevent fetch operations.

Runaway error handling is also facilitated by INTP0 interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BECSL/H MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, PMEMCR, MEMCR0

2. MMU

LOCALPX/PY/PZ, LOCALLX/LY/LZ, LOCALRX/RY/RZ, LOCALWX/WY/WZ,

- 3. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 4. PLL PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 registers.

(Double key)

1st KEY: writes in sequence, 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: writes in sequence, A5H at EMCCR1 and 5AH at EMCCR2

Protection state can be confirmed by reading EMCCR0<PROTECT>.

At reset, protection becomes OFF.

INTPO interruption also occurs when a write operation to the specified SFR is executed with protection in the ON state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register and each pin-status is set according to the PxDR register, as shown below:

PxDR (xxxxH)

	7	6	5	4	3	2	1	0
Bit symbol	Px7D	Px6D	Px5D	Px4D	Px3D	Px2D	Px1D	Px0D
Read/Write	R/W							
After reset	1	1	1	1	1	1	1	1
Function	Output/input buffer drive register for stand-by mode							

(Purpose and use)

- This register is used to set each pin status at stand-by mode.
- All ports have this registers of the format shown above. ("x" indicates the port name.)
- For each register, refer to 3.5 function of ports.
- Before "Halt" instruction is executed, set each register according to the expected pin status. They will be effective after the CPU has executed the "Halt" instruction.
- This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).
- The Output/Input buffer control table is shown below.

OE	PxnD	Output Buffer	Input Buffer
0	0	OFF	OFF
0	1	OFF	ON
1	0	OFF	OFF
1	1	ON	OFF

Note 1: OE denotes an output enable signal before stand-by mode.

Basically, PxCR is used as OE.

Note 2: "n" in PxnD denotes the bit number of PORTx

The subsequent actions performed in each mode are as follows:

1. IDLE2: only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.2 shows the register setting operation during IDLE2 mode.

Table 3.3.2 SFR Setting Operation during IDLE2 Mode

Internal I/O	SFR	
TMRA01	TA01RUN <i2ta01></i2ta01>	
TMRA23	TA23RUN <i2ta23></i2ta23>	
TMRB0	TB0RUN <i2tb0></i2tb0>	
SIO0	SC0MOD1 <i2s0></i2s0>	
I ² C bus	SBI0BR0 <i2sbi0></i2sbi0>	
AD converter	ADMOD1 <i2ad></i2ad>	
WDT	WDMOD <i2wdt></i2wdt>	

- 2. IDLE1: Only the oscillator, RTC (real-time clock) and MLD continue to operate.
- 3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.3.

	HALT Mode	IDLE2	IDLE1	STOP					
SYS	SCR2 <haltm1:0></haltm1:0>	11	10	01					
	CPU	\$	Stop						
	I/O ports	Depend on PxI	DR register setting						
	TMRA, TMRB								
	SIO, SBI	Available to select							
Block	AD converter	operation block							
Biook	WDT		Sto	p					
	I2S, LCDC, SDRAMC,								
	Interrupt controller, USBC,	Operate							
	RTC, MLD		Operate						

Table 3.3.3 I/O Operation during HALT Modes

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination of the states of the interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.4.

Release by interrupt requesting

The HALT mode release method depends on the status of the enabled interrupt .When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt is processed depending on its status after the HALT mode is released, and the CPU status executing the instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, HALT mode release is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT4, INTKEY, INTRTC, INTALM and interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, HALT mode release is executed. In this case, the interrupt is processed, and the CPU starts executing the instruction following the HALT instruction, but the interrupt request flag is held at "1".

• Release by resetting

Release of all halt statuses is executed by resetting.

When the STOP mode is released by RESET, it is necessary to allow enough resetting time (see Table 3.3.5) for operation of the oscillator to stabilize.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the HALT instruction is executed.)


	Ctot.	is of Dessived Interrupt	Int	errupt Enable	ed	Inte	rrupt Disabl	ed					
	Siail	us of Received Interrupt	(Interrupt	level) ≥ (Interr	upt mask)	(Interrupt level) < (Interrupt mask)							
		HALT Mode	IDLE2 IDLE1 STO		STOP	IDLE2	IDLE1	STOP					
		INTWD	•	×	×	-	-	-					
Φ	INTO to INT4 (Note 1) INTALM0 to INTALM4		•	•	♦ *1	0	0	0*1					
anc			•	•	×	0	0	×					
lear	Clearance	INTTA0 to INTTA3,	•	×	×	×	×	×					
	tdr	INTTB0 to INTTB1	.	^	*	^	*	*					
Stat	Interrupt	INTRX0 to INTTX0, INTSBI	•	×	×	×	×	×					
Halt State	<u>=</u>	INTTBO0, INTI2S	•	×	×	×	×	×					
of H		INTAD, INT5, INTSPI	•	×	×	×	×	×					
		INTKEY	•	•	♦ *1	0	0	0*1					
onu	INTRTC INTLCD		•	•	♦ *1	0	0	0*1					
S			•	×	×	×	×	×					
		RESET			Initialize	Initialize LSI							

Table 3.3.4 Source of Halt State Clearance and Halt Clearance Operation

- ♦: After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from the instruction following the HALT instruction.
- x: Cannot be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. This combination is not available.
- *1: Release of the HALT mode is executed after warm-up time has elapsed.
 - Note 1: When the HALT mode is cleared by an INT0 interrupt of the level mode in the interrupt enabled status, hold level H until starting interrupt processing. If level L is set before holding level L, interrupt processing is correctly started.

Example: Releasing IDLE1 mode

An INT0 interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.7 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC and MLD continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.8 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

Figure 3.3.9 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.9 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.5 Example of Warm-up Time after Releasing STOP Mode

at $f_{OSCH} = 40 \text{ MHz}$, $f_{S} = 32.768 \text{ kHz}$

		۵۲.00	C[[10 III I2] 10 0217 00 III I2					
SYSCR1	SYSCR2 <wuptm1:0></wuptm1:0>							
<sysck></sysck>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)					
0 (fc)	6.4 μs	409.6 μs	1.638 ms					
1 (fs)	7.8 ms	500 ms	2000 ms					

Table 3.3.6 Input Buffer State Table

			·	Input Bu	uffer State				
					In	HALT mode (IDLE1/2/STO	P)	
Port Name	Input Function Name	During	When the CF	U is operating	<pxdi< td=""><td>R> = 1</td><td><pxd< td=""><td>R>=0</td></pxd<></td></pxdi<>	R> = 1	<pxd< td=""><td>R>=0</td></pxd<>	R>=0	
		Reset	When used	When used	When used	When used	When	When used	
			as	as	as	as	used as	as	
D0~D7	D0~D7		Function pin ON upon	Input pin	Function pin		Function pin	Input pin	
			external		OFF	=	OFF	=	
P10~P17	D8~D15	OFF	read						
P60~P67	-		-		-		-		
P71~P72			=		=		=		
P75	NDR/B		ON		ON		OFF		
P76	WAIT		0.1				0.1		
P90	-		-		=		-		
P91	RXD0								
P92	CTS0 , SCLK0								
P93~P94	SDA, SCL						OFF		
P96 *1	INT4			ON		ON			
P97	INT5	ON	ON		ON				
PA0~PA7*1	KI0-KI7	ON						OFF	
PC0	INT0								
PC1	INT1								
PC2	INT2								
PC3	INT3					-			
PC4~PC7	-								
PF0	-		_		=		_		
PF1	RXD0								
PF2	CTS0 SCLK0		ON		ON		OFF		
PG0~PG2 ^{*2}	_	OFF	_	ON upon port	-	OFF	-		
PG3 *2	ADTRG	<u> </u>	ON	read	ON	OFF	ON		
PJ5~PJ6	-		-		-		_		
PK4	SPDI		ON		ON		OFF		
PK5~PK5	-			0					
PL4~PL5, PL7	_		_	ON	_	ON	_		
PL6	BUSRQ	ON	ON		ON		OFF		
PN0~PN7	-		=		=		=	-	
BE	_								
RESET	_		ON	_	ON	-	ON	-	
AM0, AM1	-								
X1, XT1	_				ID	LE2/IDLE1:C	N, STOP:OF	F	

ON: The buffer is always turned on. A current flows the input buffer if the *1: Port having a pull-up/pull-down resistor. input pin is not driven.

OFF: The buffer is always turned off.

^{*2:} AIN input does not cause a current to flow through the buffer.

^{-:} No applicable

Table 3.3.7 Output Buffer State Table (1/2)

			- 0.0.7 - Outpu		ut Buffer State	,		
					Ir	n HALT mode (I	DLE1/2/STOF	P)
	Output Function		When the CPI	J is operating	<pxd< td=""><td>R> = 1</td><td><pxd< td=""><td>PR> = 0</td></pxd<></td></pxd<>	R> = 1	<pxd< td=""><td>PR> = 0</td></pxd<>	PR> = 0
Port Name	Name	During Reset	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin
D0~D7	D0~D7		ON upon	-		-		_
P10~P17	D8~D15	OFF	external write	ON	OFF	ON		OFF
A0~A15	A16~A15,			=		ı		_
P60~P67	A16~A23	ON						
P70	RD						OFF	
P71	WRLL , NDRE		ON		ON			
P72	WRLU, NDWE		ON		ON			
P73	P73 EA24 P74 EA25 P75 R/W	OFF						
P74		Oll						
P75								
P76	_		_		_		_	
P80	CS0							
P81	CS1, SDCS							
P82	CS2, CSZA			ON		ON		OFF
P83	CS3	ON		ON		ON		Oll
P84	CSZB, NDOCE	ON						
P85	CSZC , ND1CE							
P86	CSZD							
P87	CSZE		ON		ON		OFF	
P90	TXD0, I2SCKO		OIV		ON		011	
P91	I2SDO							
P92	I2SWS	OFF						
P93	SDA							
P94	SCL							
P95	CLK32KO	ON]					
P96	PX	OFF						
P97	PY	OFF		_		_		_

ON: The buffer is always turned on.

OFF: The buffer is always turned off.

*1: Port having a pull-up/pull-down resistor.

^{-:} Not applicable

Table 3.3.8 Output Buffer State Table (2/2)

		Output Buffer State								
						n HALT mode (I	DI F1/2/STOF	P)		
	Outroit Founding		When the CPU	J is operating		R> = 1	1) PR> = 0		
Port Name	Output Function Name	During Reset	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin	When used as Function pin	When used as Output pin		
PC0	TA1OUT									
PC1	TA3OUT		ON		ON		OFF			
PC2	TB0OUT0									
PC3	_		_		_		=			
PC6	KO8, EA24	OFF		ON		ON		OFF		
PC7	CSZF , EA25		ON	ON	ON	ON	OFF	OFF		
PF0	TXD0									
PF1	_		_		_		_			
PF2	SCLK0									
PF7	SDCLK	ON								
PG2	MX									
PG3	MY	OFF		_		-		_		
PJ0	SDRAS SRLLB									
PJ1	SDCAS, SRLUB									
PJ2	SDWE , SRWR	ON								
PJ3	SDLLDQM		ON				0==			
PJ4	SDLUDQM		ON	N	ON		OFF			
PJ5	NDALE	0.55								
PJ6	NDCLE	OFF								
PJ7	SDCKE									
PK0	LCP									
PK1	LLP	ON								
PK2	LFR									
PK3	LBCD			ON		ON		OFF		
PK4	_		_		-		-			
PK5	SPDO	OFF								
PK6	SPCS	OFF								
PK7	SPCLK									
PL0~PL3	LD0~LD3	ON								
PL4~PL6	LD4~LD6	OFF								
PL7	LD7, BUSAK	OFF								
PM1	MLDALM	6::								
PM2	MLDALM , ALARM	ON								
PN0~PN7	KO0~KO7	OFF	1							
X2	-	0						2/1:ON, output "H"		
XT2		ON		_			IDLE:	2/1:ON, output "HZ"		

 $\ensuremath{\mathsf{ON}}\xspace$. The buffer is always turned on.

OFF: The buffer is always turned off.

*1: Port having a pull-up/pull-down resistor.

^{-:} Not applicable

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt mask register <IFF2:0> (bits12 to 14 of the status register) and by the built-in interrupt controller.

The TMP92CA25 has a total of 49 interrupts divided into the following five types:

Interrupts generated by CPU: 9 sources

Software interrupts: 8 sources

Illegal instruction interrupt: 1 source

Internal interrupts: 33 sources

Internal I/O interrupts: 25 sources

Micro DMA transfer end interrupts: 8 sources

External interrupts: 7 sources

Interrupts on external pins (INT0 to INT5, INTKEY)

A fixed individual interrupt vector number is assigned to each interrupt source.

Any one of six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7, the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is greater than or equal to the value in the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU are processed irrespective of the value in <IFF2:0>.

The value in the interrupt mask register <IFF2:0> can be changed using the EI instruction (EI num sets <IFF2:0> to num). For example, the command EI 3 enables the acceptance of all non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI 0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI 1).

The DI instruction (sets <IFF2:0> to 7) is exactly equivalent to the EI 7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 1 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general purpose interrupt processing mode described above, there is also a micro DMA processing mode.

In micro DMA mode the CPU automatically transfers data in one-byte, two-byte or four-byte blocks; this mode allows high-speed data transfer to and from internal and external memory and internal I/O ports.

In addition, the TMP92CA25 also has a software start function in which micro DMA processing is requested in software rather than by an interrupt.

Figure 3.4.1 is a flowchart showing overall interrupt processing.




Figure 3.4.1 Interrupt and Micro DMA Processing Sequence

3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), and executes only steps (2), (4) and (5).

(1) The CPU reads the interrupt vector from the interrupt controller.

When more than one interrupt with the same priority level has been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests.

(The default priority is determined as follows: the smaller the vector value, the higher the priority.)

- (2) The CPU pushes the program counter (PC) and status register (SR) onto the top of the stack (pointed to by XSP).
- (3) The CPU sets the value of the CPU's interrupt mask register <IFF2:0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increments the interrupt nesting counter INTNEST by 1.
- (5) The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the program counter and the status register from the stack and decrements the interrupt nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU interrupt mask register <IFF2:0>, the CPU will accept the interrupt. The CPU interrupt mask register <IFF2:0> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if, during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps (1) to (5), the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CA25 interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH (256 bytes) is designated as the interrupt vector area.

Table 3.4.1 TMP92CA25 Interrupt Vectors and Micro DMA Start Vectors

Default	Туре	Interrupt Source and Source of	Vector	Address Refer	Micro DMA Start
Priority		Micro DMA Request	Value	to Vector	Vector
1		Reset or [SWI0] instruction	0000H	FFFF00H	
2		[SWI1] instruction	0004H	FFFF04H	
3		Illegal instruction or [SWI2] instruction	0008H	FFFF08H	
4		[SWI3] instruction	000CH	FFFF0CH	
5	Non-	[SWI4] instruction	0010H	FFFF10H	
6	maskable	[SWI5] instruction	0014H	FFFF14H	
7		[SWI6] instruction	0018H	FFFF18H	
8		[SWI7] instruction	001CH	FFFF1CH	
9		(Reserved)	0020H	FFFF20H	
10		INTWD: Watchdog Timer	0024H	FFFF24H	
_		Micro DMA	-	_	- (Note1)
11		INTO: INTO pin input	0028H	FFFF28H	OAH (Note 2)
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13	1	INT2: INT2 pin input	0030H	FFFF30H	0CH
14	1	INT3: INT3 pin input	0034H	FFFF34H	0DH
15		INT4: INT4 pin input (TSI)	0038H	FFFF38H	0EH
16		INTALMO: ALMO (8192 Hz)	003CH	FFFF3CH	0FH
17		INTALM1: ALM1 (512 Hz)	0040H	FFFF40H	10H
18		INTALM2: ALM2 (64 Hz)	0044H	FFFF44H	11H
19		INTALM3: ALM3 (2 Hz)	0048H	FFFF48H	12H
20		INTALM4: ALM4 (1 Hz)	004CH	FFFF4CH	13H
21		INTP0: Protect0 (Write to special SFR)	0050H	FFFF50H	14H
22		(Reserved)	0054H	FFFF54H	15H
23		INTTA0: 8-bit timer 0	0054H	FFFF58H	16H
24		INTTAL: 8-bit timer 1	005CH	FFFF5CH	17H
25		INTTA1: 8-bit timer 2	0060H	FFFF60H	18H
26		INTTA3: 8-bit timer 3	0064H	FFFF64H	19H
27		INTTB0: 16-bit timer 0	0064H	FFFF68H	1AH
28		INTTB1: 16-bit timer 0	006CH	FFFF6CH	1BH
29		INTKEY: Key-on wakeup	0070H	FFFF70H	1CH
30	Maskable	INTRET: Rey-off wakeup INTRTC: RTC (Alarm interrupt)	0070H	FFFF76H	1DH
31	IVIASKADIE	, , ,	0074H 0078H		1EH
		INTTBO0: 16-bit timer 0 (Overflow)		FFFF78H	
32		INTLCD: LCDC/LP pin	007CH 0080H	FFFF7CH	1FH
		INTRX0: Serial receive (Channel 0)		FFFF80H	20H (Note 2)
34	-	INTTX0: Serial transmission (Channel 0)	0084H	FFFF84H	21H
35		(Reserved)	0088H	FFFF88H	22H (Note 2)
36		(Reserved)	008CH	FFFF8CH	23H
37	-	(Reserved)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		INT5: INT5 pin input	0098H	FFFF98H	26H
40		INTI2S: I ² S (Channel 0)	009CH	FFFF9CH	27H
41		INTNDF0 (NAND flash controller channel 0)	00A0H	FFFFA0H	28H
42		INTNDF1 (NAND flash controller channel 1)	00A4H	FFFFA4H	29H
43		INTSPI: SPIC	00A8H	FFFFA8H	2AH
44		INTSBI: SBI	00ACH	FFFFACH	2BH
45		(Reserved)	00B0H	FFFFB0H	2CH
46		(Reserved)	00B4H	FFFFB4H	2DH
47		(Reserved)	00B8H	FFFFB8H	2EH
48		(Reserved)	00BCH	FFFFBCH	2FH
49		(Reserved)	00C0H	FFFFC0H	30H
50		(Reserved)	00C4H	FFFFC4H	31H

Default Priority	Type	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA Start Vector
51		(Reserved)	00C8H	FFFFC8H	32H
52		INTAD: AD conversion end	00CCH	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	00D0H	FFFFD0H	34H
54		INTTC1: Micro DMA end (Channel 1)	00D4H	FFFFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	FFFFD8H	36H
56		INTTC3: Micro DMA end (Channel 3)	00DCH	FFFFDCH	37H
57	Maskable	INTTC4: Micro DMA end (Channel 4)	00E0H	FFFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	FFFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	3AH
60		INTTC7: Micro DMA end (Channel 7)	00ECH	FFFFECH	3BH
-			00F0H	FFFFF0H	_
to		(Reserved)	:	:	to
-			00FCH	FFFFFCH	_

Note 1: Micro DMA default priority.

Micro DMA initiation takes priority over other maskable interrupts.

Note 2: When initiating micro DMA, set at edge detect mode.

3.4.2 Micro DMA Processing

In addition to general purpose interrupt processing, the TMP92CA25 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function is implemented through the CPU, when the CPU is placed in a stand-by state by a Halt instruction, the requirements of the micro DMA will be ignored (pending).

Micro DMA supports 8 channels and can be transferred continuously by specifying the micro DMA burst function as below.

Note: When using the micro DMA transfer end interrupt, always write "1" to bit 7 of SIMC register.

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The eight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte, two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the value of the counter after it has been decremented is not 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0, a micro DMA transfer end interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0, the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (channel 0 thus has the highest priority and channel 7 the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e., interrupt requests should be disabled).

If micro DMA and general purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. (Note) In this case, edge triggered interrupts are the only kinds of general interrupts which can be accepted.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA INTyyy: level 6 with micro DMA


Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (the upper eight bits of a 32-bit address are not valid).

Three micro DMA transfer modes are supported: one-byte transfers, two-byte (one-word) transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.4.2 (1), detailed description of the transfer mode register.

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 34 different interrupts – the 33 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows a 2-byte transfer carried out using a micro DMA cycle in transfer destination address INC mode (micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



Note: In fact, src and dst address are not output to A23 to A0 pins because they are internal RAM address.

Figure 3.4.2 Timing for Micro DMA Cycle

State (1), (2): Instruction fetch cycle (Prefetches the next instruction code)

State (3): Micro DMA read cycle

State (4): Micro DMA write cycle

State (5): (The same as in state (1), (2))

(2) Soft start function

The TMP92CA25 can initiate micro DMA either with an interrupt or by using the micro DMA soft start function, in which micro DMA is initiated by a write cycle which writes to the register DMAR.

Writing 1 to any bit of the register DMAR causes micro DMA to be performed once. (If write "0" to each bit, micro DMA doesn't operate). On completion of the transfer, the bits of DMAR which support the end channel are automatically cleared to 0.

Only one channel can be set for DMA request at once. (Do not write "1" to plural bits.)


When writing again 1 to the DMAR register, check whether the bit is "0" before writing "1". If read "1", micro DMA transfer isn't started yet.

When a burst is specified by the DMAB register, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is 0. If execatee soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writign to other bits by mistake.


Symbol	Name	Address	7	6	5	4	3	2	1	0		
		40011	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0		
DMAR	DMA	109H (Prohibit	R/W									
DIVIAIX	Request	RMW)	0	0	0	0	0	0	0	0		
		,			1:	: DMA reque	est in softwa	re				

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr, r can be used to set these registers.



(4) Detailed description of the transfer mode register



DMAMn[4:0]	Mode Description	Execution State Number
0 0 0 z z	Destination INC mode (DMADn+) ← (DMASn) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5 states
0 0 1 z z	Destination DEC mode (DMADn-) ← (DMASn) DMACn ← DMACn - 1 if DMACn = 0 then INTTCn	5 states
0 1 0 z z	Source INC mode (DMADn) ← (DMASn+) DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5 states
0 1 1 z z	Source DEC mode (DMADn) ← (DMASn–) DMACn ← DMACn – 1 if DMACn = 0 then INTTCn	5 states
1 0 0 z z	Source and destination INC mode (DMADn+) ← (DMASn+) DMACn ← DMACn – 1 If DMACn = 0 then INTTCn	6 states
1 0 1 z z	Source and destination DEC mode (DMADn-) ← (DMASn-) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn	6 states
1 1 0 z z	Source and destination Fixed mode (DMADn) ← (DMASn) DMACn ← DMACn – 1 If DMACn = 0 then INTTCn	5 states
11100	Counter mode DMASn ← DMASn + 1 DMACn ← DMACn − 1 if DMACn = 0 then INTTCn	5 states

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = (Reserved)

Note1: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer)

DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

"I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.

Note3: The execution state number shows number of best case (1-state memory access).

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left hand side of the diagram shows the interrupt controller circuit. The right hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 52 interrupts channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases: when a reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0AD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupt (watchdog timer interrupts) is fixed at 7. If more than one interrupt request with a given priority level are generated simultaneously, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bit of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrupt's vector address to the CPU. The CPU compares the mask value set in <IFF2:0> of the status register (SR) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets SR<IFF2:0> to the priority level of the accepted interrupt + 1. Hence, during processing of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in SR<IFF2:0> (e.g., interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (e.g., after execution of a RETI instruction), the CPU restores to SR<IFF2:0> the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupts to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to micro DMA processing.




Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt level setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
- ,	INT0				AD			IN ⁻		
			IADC	IADM2	IADM1	IADM0	IOC	I0M2	IOM1	IOMO
INTE0AD	INTAD	F0H	R		R/W		R		R/W	ı
	enable		0	0	0	0	0	0	0	0
	INT1			IN ⁻			INT1			
	&		I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
INTE12	INT2	D0H	R		R/W		R		R/W	1
	enable		0	0	0	0	0	0	0	0
	INT3			IN ⁻	T4	<u> </u>		IN [.]	T3	ų:
INITEO 4	&	Dati	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0
INTE34	INT4	D1H	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
	INT5			INT	12S			IN ⁻	T5	
INITE SIGO	&	ED.	II2SC	II2SM2	II2SM1	II2SM0	I5C	I5M2	I5M1	I5M0
INTE5I2S	INTI2S	EBH	R		R/W		R		R/W	1
	enable		0	0	0	0	0	0	0	0
	INTTA0			INTTA1 (TMRA1)			INTTA0 (TMRA0)	ı
	&	5	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0
INTETA01	INTTA1	D4H	R		R/W		R		R/W	1
	enable		0	0	0	0	0	0	0	0
	INTTA2			INTTA3 (TMRA3)			INTTA2 (TMRA2)	
	&		ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
INTETA23	INTTA3	D5H	R		R/W		R		R/W	ı
	enable		0	0	0	0	0	0	0	0
	INTTB0			INTTB1 (TMRB1)			INTTB0 (TMRB0)	ı
	&		ITB1C	ITB1M2	ITB1M1	ITB1M0	ITB0C	ITB0M2	ITB0M1	ITB0M0
INTETB01	INTTB1	D8H	R		R/W		R		R/W	1
	enable		0	0	0	0	0	0	0	0
				-	_			INTT	BO0	<u>U</u>
INITETROS	INTTBO0	DALL	=	-	=	=	ITBO0C	ITBO0M2	ITBO0M1	ITBO0M0
INTETBO0	(Overflow) enable	DAH		l	I		R		R/W	
	enable			Note: Alwa	ays write 0		0 0 0 0			
	INTRX0			INT	TX0			INTI	RX0	•
INITECO	&	DBU	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES0	INTTX0	DBH	R		R/W		R		R/W	
	enable		0	0	0	0	0	0	0	0
				INT	TX1			=	=	
INTECDI	INTSPI	E0H	ITX1C	ITX1M2	ITX1M1	ITX1M0	-	-	-	-
INTESPI	enable	EUH	R		R/W				•	•
			0	0	0	0		Note: Alwa	ays write 0	
				INTA	LM1			INTA	LM0	
INITEALMAN	INTALM0 & INTALM1	EFIL	IA1C	IA1M2	IA1M1	IA1M0	IA0C	IA0M2	IA0M1	IA0M0
INTEALM01	enable	E5H	R		R/W		R		R/W	•
	CHADIC		0	0	0	0	0	0	0	0
			INTALM3					INTA	LM2	
INITEALAGO	INTALM2 &	FCLI	IA3C	IA3M2	IA3M1	IA3M0	IA2C	IA2M2	IA2M1	IA2M0
INTEALM23	INTALM3 enable	E6H	R		R/W		R		R/W	•
	CHADIC		0	0	0	0	0	0	0	0
		•								•

92CA25-53

Symbol	Name	Address	7	6		5	4	3	2	1	0
				-	_				INTA	LM4	
INTEALM4	INTALM4	E7H	=	=		-	=	IA4C	IA4M2	IA4M1	IA4M0
INTEACIVIT	enable							R		R/W	
				Note: Alwa	ays v	write 0		0	0 0 0		
					-				INTRTC		
INTERTC	INTRTC	E8H	-	-		_		IRC	IRM2	IRM1	IRM0
IIVIEIVIO	enable	Lon						R		R/W	
				Note: Always	ays v	write 0		0	0	0	0
				-	_				INTI	KEY	
INTEKEY	INTKEY	E9H	-	-		_	_	IKC	IKM2	IKM1	IKM0
INTERE	enable	Lorr						R		R/W	
				Note: Alway	ays v	write 0		0	0	0	0
				-	-				INTL	_CD	
INTELCD	INTLCD	EAH	=	II		_	=	ILCD1C	ILCDM2	ILCDM1	ILCDM0
INTLLOD	enable	LAII						R		R/W	
				Note: Alwa	ays v	write 0		0	0	0	0
	INTNDF0			INTI	NDF1	1			INTNDF0		
INTEND01	&	ECH	IN1C	IN1M2	١N	N1M1	IN1M0	IN0C	IN0M2	IN0M1	IN0M0
INTENDOT	INTNDF1	ECH	R		F			R		R/W	
	enable		0	0		0	0	0	0	0	0
				-	_			INTP0			
INTERO	INTP0	FFII	-	-		_	_	IP0C	IP0M2	IP0M1	IP0M0
INTEP0	enable	EEH						R		R/W	
				Note: Alw	ays v	write 0		0	0	0	0
			<u> </u>			<u>† </u>					
					•	1					
					10	¥ 1 N44		0		t' /\A/-'t	- \
				lxxIV	12	lxxM1				tion (Write	9)
				0		0	0		es interrupt i		
				0		0	1		nterrupt prior	-	
		\downarrow		0		1 1	0		nterrupt prior nterrupt prior	-	
	loto	roquiost fla		1		0	0			-	
	interrupt i	request flag		1		0	1	Sets interrupt priority level to 4 Sets interrupt priority level to 5			
				1		1	0		nterrupt prior	-	
				1		1	1		es interrupt i	-	

Symbol	Name	Address	7	6		5	4	3	,	2	1	0
	INTTC0			INTT	ΓC1 (DM/	A1)				INTTC0	(DMA0)	
INTETC01	&	F1H	ITC1C	ITC1N	12 ITC	C1M1	ITC1M0	ITC	0C	ITC0M2	ITC0M1	ITC0M0
NILICOI	INTTC1		R		R	R/W		R			R/W	
	enable		0	0		0	0	0		0	0	0
	INTTC2			INTTC3 (DMA3)						INTTC2	(DMA2)	
NTETC23	&	F2H	ITC3C	ITC3N	/12 ITC	C3M1	ITC3M0	ITC	2C	ITC2M2	ITC2M1	ITC2M0
NILIG23	INTTC3	1211	R		. R	R/W		R			R/W	
	enable		0	0		0	0	0		0	0	0
	INTTC4			INTT	C5 (DM	A5)				INTTC4	(DMA4)	
NTETC45	&	F3H	ITC5C	ITC5N	//2 ITC	C5M1	ITC5M0	ITC	4C	ITC4M2	ITC4M1	ITC4M0
N1L1C45	INTTC5	го⊓	R		R	R/W		R			R/W	
	enable		0	0		0	0	0		0	0	0
	INITTOO O			INTT	ΓC7 (DM	A7)				INTTC6	(DMA6)	
NTETC67	INTTC6 & INTTC7	F4H	ITC7C ITC7M2		//2 ITC	TC7M1 ITC7M0		ITC	6C	ITC6M2	ITC6M1	ITC6M0
NIL ICOI	enable	Г4П	R		R/W			R			R/W	
			0	0	0 0		0	0		0	0	0
					-					INT	WD	
INTWDT	INTWD	F7H	=	-		-	=	ITC\	ND	-	=	-
INTWOT	enable	1 /11						R				_
				Note: /	Note: Always write 0			0	ı	-	=	_
]				
			<u> </u>									
					lxxM2	lxxN	//1 Ixx	(MO		Fur	nction (W	rite)
					0	0		0	Disa	bles interrup	`	,
					0	0		1		interrupt pri	•	o 1
					0	1		0		interrupt pri	-	
		•			0	1		1		interrupt pri	-	
	Interrupt i	request flag			1	0		0	Sets interrupt priority level to 4			o 4
					1	0		1	Sets	interrupt pri	ority level to	o 5
					1	1		0		interrupt pri	-	0 6
					1	1		1	Disa	bles interrup	t requests	

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			15EDGE	I4EDGE	13EDGE	12EDGE	I1EDGE	10EDGE	I0LE	-
					V	V			R/	W
	Interrupt		0	0	0	0	0	0	0	0
IIMC	input		INT5EDGE	INT4EDGE	INT3EDGE	INT2EDGE	INT1EDGE	INT0EDGE	0: INT0	Always
IIIVIC	mode	(Prohibit RMW)	0: Rising	- 3	write "0"					
	control	,	1: Falling	mode 1: INT0						
									level	
									mode	

*INT0 level enable

0	Edge detect INT
1	"H" level INT

Note 1: Disable INT0 request before changing INT0 pin mode from level sense to edge sense.

Setting example:

DI

 $\label{eq:limc} \text{LD} \qquad \qquad \text{(IIMC), XXXXXX00B ; Switches from level to edge.}$

LD (INTCLR), 0AH ; Clears interrupt request flag.

NOP ; Wait EI execution

NOP NOP

ΕI

X: Don't care, -: No change.

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

Settings of External Interrupt Pin Function

Interrupt	Pin Name	Mode		Setting Method
			ing edge	<i0le> = 0, <i0edge> = 0</i0edge></i0le>
INT0	PC0	─ ↓ Fall	ling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
		J ♣ Hig	h level	<i0le> = 1</i0le>
INT1	PC1		ing edge	<i1edge> = 0</i1edge>
IINTT	FCI	Fall	ing edge	<i1edge> = 1</i1edge>
INT2	PC2		ing edge	<i2edge> = 0</i2edge>
11112	FGZ	Fall	ing edge	<i2edge> = 1</i2edge>
INT3	PC3	Risi	ing edge	<i3edge> = 0</i3edge>
11413	1 03	—\ Fall	ling edge	<i3edge> = 1</i3edge>
INT4	P96		ing edge	<i4edge> = 0</i4edge>
11414	1 30	—\ Fall	ing edge	<i4edge> = 1</i4edge>
INT5	P97	Risi	ing edge	<i5edge> = 0</i5edge>
11410	,	— ↓ Fall	ling edge	<i5edge> = 1</i5edge>

(3) SIO receive interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_						-	IR0LE
			W						V	٧
	SIO	FELL	0						1	1
SIMC	interrupt mode control	F5H (Prohibit RMW)	Always write "0" (Note)						Always write "0"	0: INTRX0 edge mode 1: INTRX0
										level mode

Note: When using the micro DMA transfer end interrupt, always write "1".

INTRX0 rising edge enable

0	Edge detect INTRX0
1	"H" level INTRX0

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

 $INTCLR \leftarrow 0AH$ Clears interrupt request flag INT0.

Symbol	Name	Address	7	6	5	4	3	2	1	0				
		F01.1	CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0				
INTCLR	Interrupt	F8H (Prohibit	W											
INTOLIX	INTCLR clear control		0	0	0	0	0	0	0	0				
		,				Interrup	t vector							

(5) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DMAG				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0 start	100H				•	R/	W		•
DIVIAUV	vector	1000			0	0	0	0	0	0
	VCCIOI						DMA0 sta	art vector		
	DMA1				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	start	101H					R/	W W		
Divirci	vector	10111			0	0	0	0	0	0
							DMA1 sta	art vector		
	DMA2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V		102H					R/	W		
DIVI/ (Z V	vector	10211			0	0	0	0	0	0
							DMA2 st	art vector	1	
	DMA3				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	start	103H					R/	W		
Divin to V	vector				0	0	0	0	0	0
							DMA3 st	art vector		
	DMA4				DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	start	104H						W	1	1
	vector				0	0	0	0	0	0
						DMA4 start vector			1	1
	DMA5				DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	start	105H				1		W	1	1
	vector				0	0	0	0	0	0
						1		art vector		
	DMA6				DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	start	106H				ı		W .	T	T
	vector				0	0	0	0	0	0
<u></u>			$\overline{}$		5.44 =\:-		1	art vector	··	5.44 =3:-
	DMA7				DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
DMA7V	start	107H	$\overline{}$			1 .		W -	T .	
	vector		$\overline{}$		0	0	0	0	0	0
							DMA7 st	art vector		

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	2	1	0			
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0			
DMAB	DMA	108H	R/W										
DIVIAD	burst	10011	0	0	0	0	0	0	0	0			
			1: DMA burst request										

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (e.g., "NOP" × 3 times).

If it placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enabled before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

INT0 level mode	In level mode INT0 is not an edge triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC), 00H ; Switches from level to edge. LD (INTCLR), 0AH ; Clears interrupt request flag. NOP ; Wait EI execution NOP NOP EI
INTRX	In level mode (the register SIMC <irxle> set to "0"), the interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by writing INTCLR register.</irxle>

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. ("H" \rightarrow "L")

INTRX: Instructions which read the receive buffer.

INTRX: Instructions which read the receive buffer.

3.5 Function of Ports

The TMP92CA25 I/O port pins are shown in Table 3.5.1 and Table 3.5.2. In addition to functioning as general-purpose I/O ports, these pins are also used by the internal CPU and I/O functions. Table 3.5.3 to Table 3.5.5 list the I/O registers and their specifications.

Table 3.5.1 Port Functions (1/2)

(R: PD = with programmable pull-down resistor, U = with pull-up resistor)

Port Name	Pin Name	Number of Pins	I/O	R	sistor, U = with pul	Pin Name for Built-in Function
Port 1	P10 to P17	8	I/O	=	Bit	D8 to D15
Port 6	P60 to P67	8	I/O	=	Bit	A16 to A23
Port 7	P70	1	Output	_	(Fixed)	RD
	P71	1	I/O	_	Bit	WRLL, NDRE
	P72	1	I/O	_	Bit	WRLU, NDWE
	P73	1	I/O	-	Bit	EA24
	P74	1	I/O	-	Bit	EA25
	P75	1	I/O	-	Bit	R/\overline{W} , NDR/ \overline{B}
	P76	1	I/O	-	Bit	WAIT
Port 8	P80	1	Output	-	(Fixed)	CS0
	P81	1	Output	-	(Fixed)	CS1, SDCS
	P82	1	Output	-	(Fixed)	CS2, CSZA
	P83	1	Output	-	(Fixed)	CS3
	P84	1	Output	-	(Fixed)	CSZB , WRUL , NDOCE
	P85	1	Output	-	(Fixed)	CSZC , WRUU , ND1CE
	P86	1	Output	-	(Fixed)	CSZD
	P87	1	Output	-	(Fixed)	CSZE
Port 9	P90	1	I/O	-	Bit	TXD0, I2SCKO
	P91	1	I/O	=	Bit	RXD0, I2SDO
	P92	1	I/O	-	Bit	SCLK0, CTS0, I2SWS
	P93	1	I/O	-	Bit	SDA
	P94	1	I/O	-	Bit	SCL
	P95	1	Output	-	(Fixed)	CLK32KO
	P96	1	Input	PD	(Fixed)	INT4, PX
	P97	1	Input	ı	(Fixed)	INT5, PY
Port A	PA0 to PA7	8	Input	J	(Fixed)	KI0 to KI7
Port C	PC0	1	I/O	-	Bit	INTO, TA1OUT
	PC1	1	I/O	-	Bit	INT1, TA3OUT
	PC2	1	I/O	-	Bit	INT2, TB0OUT0
	PC3	1	I/O	=	Bit	INT3
	PC4	1	I/O	-	Bit	
	PC5	1	I/O	-	Bit	
	PC6	1	I/O	-	Bit	KO8, EA24
	PC7	1	I/O	-	Bit	CSZF , EA25
Port F	PF0	1	I/O	-	Bit	TXD0
	PF1	1	I/O	-	Bit	RXD0
	PF2	1	I/O	-	Bit	SCLK0, CTS0
	PF3	1	I/O	-	Bit	
	PF4	1	I/O	-	Bit	
	PF5	1	I/O	-	Bit	
	PF6	1	I/O	-	Bit	
	PF7	1	Output	-	(Fixed)	SDCLK

Table 3.5.2 Port Functions (2/2)

(R: PD = with programmable pull-down resistor, U = with pull-up resistor)

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for Built-in Function
Port G	PG0 to PG1	2	Input	-	(Fixed)	AN0 to AN1
	PG2	1	Input	1	(Fixed)	AN2, MX
	PG3	1	Input	1	(Fixed)	AN3, ADTRG, MY
Port J	PJ0	1	Output	=	(Fixed)	SDRAS, SRLLB
	PJ1	1	Output	=	(Fixed)	SDCAS, SRLUB
	PJ2	1	Output	1	(Fixed)	SDWE, SRWR
	PJ3	1	Output	1	(Fixed)	SDLLDQM
	PJ4	1	Output	1	(Fixed)	SDLUDQM
	PJ5	1	I/O	1	Bit	NDALE
	PJ6	1	I/O	1	Bit	NDCLE
	PJ7	1	Output	1	(Fixed)	SDCKE
Port K	PK0	1	Output	1	(Fixed)	LCP0
	PK1	1	Output	1	(Fixed)	LLP
	PK2	1	Output	1	(Fixed)	LFR
	PK3	1	Output	1	(Fixed)	LBCD
	PK4	1	I/O	1	Bit	SPDI
	PK5	1	I/O	1	Bit	SPDO
	PK6	1	I/O	1	Bit	SPCS
	PK7	1	I/O	1	Bit	SPCLK
Port L	PL0 to PL3	4	Output	1	(Fixed)	LD0 to LD3
	PL4 to PL5	2	I/O	1	Bit	LD4 to LD5
	PL6	1	I/O	1	Bit	LD6, BUSRQ
	PL7	1	I/O	-	Bit	LD7, BUSAK
Port M	PM1	1	Output	-	(Fixed)	MLDALM
	PM2	1	Output	-	(Fixed)	ALARM, MLDALM
Port N	PN0 to PN7	8	I/O	-	Bit	KO0 to KO7

Table 3.5.3 I/O Registers and Specifications (1/3)

X: Don't care

Port	Pin Name	Specification		I/O Re	egister	
FOIL	Fill Name	Specification	Pn	PnCR	PnFC	PnFC2
Port 1	P10 to P17	Input port	Х	0	0	
		Output port	X	1	0	None
		D8 to D15 bus	X	Х	1	None
		A0 to A7 output	X		1	
Port 6	P60 to P67	Input port	X	0	0	
		Output port	X	1	0	None
		A16 to A23 output	Х	Х	1	
Port 7	P70 to P76	Output port	Х	1	0	
	P71 to P76	Input port	Х	0	0	
	P70	RD output	Х	None	1	
	P71	WRLL output	1	1	1	
		NDRE output	0	1	1	
	P72	WRLU output	1	1	1	Nama
		NDWE output	0	1	1	None
	P73	EA24 output	Х	1	1	
	P74	EA25 output	Х	1	1	1
	P75	R/W output	Х	1	1	1
		NDR/B input	Х	0	1	
	P76	WAIT input	X	0	1	
Port 8	P80 to P87	Output Port	X		0	0
	P80	CS0 output	X		1	0
	P81	CS1 output	X		1	0
		SDCS output	Х		Х	1
	P82	CS2 output	X		1	0
P83 P84		CSZA Output	X		0	1
		CS3 output	X	None	1	0
		CSZB output	X	1	1	0
		ND0CE output	X	1	1	1
	P85	CSZC output	X	1	1	0
	Doc	ND1CE output	X	-	1	1
	P86	CSZD output	X	-	1	0
	P87	CSZE output	X		1	0

Table 3.5.4 I/O Registers and Specifications (2/3)

X: Don't care

5.	D: 11	0 10 11		I/O Re	egister	Don't care
Port	Pin Name	Specification	Pn	PnCR	PnFC	PnFC2
Port 9	P90 to P94, P96 to P97	Input port	Х	0	0	
	P90 to P94	Output port	Х	1	0	
	P95	Output port	X	0	0	0
	P90	TXD0 output	X	1	1	
		I2SCKO output		0	1	
		TXD0 output (Open drain)	Х	1	1	1
	P91	RXD0 input	Х	0	0	
		I2SDO output	Х	0	1	-
	P92	SCLK0 output	Х	1	1	None
		I2SWS output	Х	0	1	
		SCLK0, CTS0 input (Note1)	Х	0	0	-
	P93	SDA I/O	X	1	1	0
	100	SDA I/O (Open drain)	X	1	1	1
	P94	SCL I/O	X	1	1	0
	F 94		X	1		1
	P95	SCL I/O (Open drain)	+	1	1	
		CLK32KO output	X		0	None
	P96	INT4 input	X	None None	1	
Port A	P97	INT5 input	^	None	1	
POILA	PA0 to PA7	Input port KI0 to KI7 input	None	None	1	None
Port C	PC0 to PC3	Input port	X	0	0	
1 011 0	PC6 to PC7	Output port	X	1	0	None
	PC0	INTO input	X	0	1	140110
	. 55	TA1OUT output	X	1	1	None
	PC1	INT1 input	Х	0	1	140110
		TA3OUT output	Х	1	1	None
	PC2	INT2 input	Х	0	1	None
		TB0OUT0 output	Х	1	1	None
	PC3	INT3 input	Х	0	1	
	PC6	KO8 output (Open drain)	Х	0	1	
		EA24 output	0	1	1	None
	PC7	CSZF output	Х	0	1	
		EA25 output	0	1	1	
Port F	PF0 to PF6	Input port	Х	0	0	0
	PF0 toPF7	Output port	Х	1	0	J
	PF0	TXD0 output	Х	1	1	0
		TXD0 output (Open drain)	Х	1	1	1
	PF1	RXD0 input	Х	0	0	
	PF2	SCLK0 output	Х	1	1	None
		SCLK0, CTS0 input	X	0	0	
	PF7	SDCLK output	X	None	1	

Note: To use P92-pin as SCLK0 input or $\overline{\text{CTS0}}$ input, set "1" to PF<PF2>

Table 3.5.5 I/O Registers and Specifications (3/3)

X: Don't care

Dort	Din Nama	Charification		I/O Re	egister	
Port	Pin Name	Specification	Pn	PnCR	PnFC	PnFC2
Port G	PG0 to PG3	Input port				
		AN0 to AN3 input				
	PG3	ADTRG input	Х	None	None	None
	PG2	MX output				
	PG3	MY output				
Port J	PJ0 to PJ7	Output port	Х	1	0	
	PJ5 to PJ6	Input port	Х	0	0	
	PJ0	SDRAS, SRLLB output	Х		1	
	PJ1	SDCAS, SRLUB output	Х		1	
	PJ2	SDWE, SRWR output	Х	None	1	None
	PJ3	SDLLDQM output	Х		1	None
	PJ4	SDLUDQM output	1		1	
	PJ5	NDALE output	0	1	1	
	PJ6	NDCLE output	0	1	1	
	PJ7	SDCKE output	Х	None	1	
Port K	PK4 to PK7	Input port	Х	0	0	None
	PK0 to PK3	Output port	Х	None	0	
	PK4 to PK7	Output port	Х	1	0	
	PK0	LCP0 output	Х		1	
	PK1	LLP output	Х	None	1	None
	PK2	LFR output	Х	None	1	
	PK3	LBCD output	Х		1	
	PK4	SPDI input	Х	0	1	
	PK5	SPDO output	Х	1	1	
	PK6	SPCS output	Х	1	1	
	PK7	SPCLK output	Х	1	1	
Port L	PL4 to PL7	Input Port	Х	0	0	
	PL0 to PL7	Output Port	Х	1	0	
	PL0 to PL7	LD0 to LD7 output	Х	1	1	None
	PL6	BUSRQ input	Х	1	1	1
	PL7	BUSAK output	Х	1	1	
Port M	PM1 to PM2	Output Port	Х		0	
	PM1	MLDALM output	Х	None	1	None
PM2		MLDALM output	0	None	1	None
		ALARM output	1	1	1	1
Port N	PN0 to PN7 Input Port		Х	0	0	
		Output Port (CMOS output)	Х	1	0	None
		KO output (Open drain output)	Х	1	1	1

3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).

AM1	AM0	Function Setting after Reset is Released			
0	0	Don't use this setting			
0	1	Data bus (D8 to D15)			
1	0	Data bus (D8 to D15)			
1	1	Input port			




Figure 3.5.1 Port 1

Port 1 register

P1 (0004H)

	7	6	5	4	3	2	1	0	
Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10	
Read/Write		R/W							
After reset		Data from external port (Output latch register is cleared to "0")							

Port 1 Control register

P1CR (0006H)

	7	6	5	4	3	2	1	0	
Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C	
Read/Write		W							
After reset	0	0 0 0 0 0 0 0							
Function	•	0: Input 1: Output							

Port 1 Function register

P1FC (0007H)

	7	6	5	4	3	2	1	0
Bit symbol								P1F
Read/Write								W
After reset								0/1 Note 2
Function								0: Port
								1: Data bus (D8 to D15)

Port 1 Drive register

P1DR (0081H)

	7	6	5	4	3	2	1	0
Bit symbol	P17D	P16D	P15D	P14D	P13D	P12D	P11D	P10D
Read/Write		W						
After reset	1	1 1 1 1 1 1 1						
Function	•	Input/Output buffer drive register for standby mode						

Note1:Read-modify-write is prohibited for P1CR and P1FC.

Note2: It is set to "Port" or "Data bus" by AM pin setting.

Figure 3.5.2 Register for Port 1

3.5.2 A0 to A7

A0 to A7 pin function is Address bus function only. Driver register is following register.

Port 4 Drive register

P4DR (0084H)

	7	6	5	4	3	2	1	0	
Bit symbol	P57D	P56D	P55D	P54D	P53D	P52D	P51D	P50D	
Read/Write		W							
After reset	1	1 1 1 1 1 1 1							
Function		Input/Output buffer drive register for standby mode							

Figure 3.5.3 Driver register for A0 to A7

3.5.3 A8 to A15

A8 to A15 pin function is Address bus function only. Driver register is following register.

Port 5 Drive register

P5DR (0085H)

	7	6	5	4	3	2	1	0
Bit symbol	P57D	P56D	P55D	P54D	P53D	P52D	P51D	P50D
Read/Write		W						
After reset	1	1 1 1 1 1 1 1						
Function	Input/Output buffer drive register for standby mode							

Figure 3.5.4 Drive register for A8 to A15

3.5.4 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port 6 can also function as an address bus (A16 to A23).

AM1	AM0	Function Setting after Reset is Released
0	0	Don't use this setting
0	1	Address bus (A16 to A23)
1	0	Address bus (A16 to A23)
1	1	Input port




Figure 3.5.5 Port 6

Port 6 register

P6 (0018H)

	7	6	5	4	3	2	1	0
Bit symbol	P67	P66	P65	P64	P63	P62	P61	P60
Read/Write				R/	W			
After reset		Dat	a from extern	al port (Outpu	t latch register	is cleared to	"0")	

Port 6 Control register

P6CR (001AH)

	7	6	5	4	3	2	1	0		
Bit symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C		
Read/Write				V	V					
After reset	0	0	0	0	0	0	0	0		
Function	0: Input 1: Output									

Port 6 Function register

P6FC (001BH)

	7	6	5	4	3	2	1	0				
Bit symbol	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F				
Read/Write				V	V							
After reset	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1				
Note 2	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1				
Function		0: Port 1: Address bus (A16 to A23)										

Port 6 Drive register

P6DR (0086H)

	7	6	5	4	3	2	1	0			
Bit symbol	P67D	P66D	P65D	P64D	P63D	P62D	P61D	P60D			
Read/Write				V	٧						
After reset	1	1 1 1 1 1 1 1									
Function	Input/Output buffer drive register for standby mode										

Note 1: Read-modify-write is prohibited for P6CR and P6FC.

Note 2: It is set to "Port" or "Address bus" by AM pin setting.

Figure 3.5.6 Register for Port 6

3.5.5 Port 7 (P70 to P76)


Port 7 is a 7-bit general-purpose I/O port (P70 is used for output only).

Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general-purpose I/O port, P70 to P76 pins can also function as interface pins for external memory.

A reset initializes P70 pin to output port mode, and P71to P76 pin to input port mode.

AM1	AM0	Function Setting after Reset is Released
0	0	Don't use this setting
0	1	RD pin
1	0	RD pin
1	1	P70 output port








Figure 3.5.7 Port 7








Figure 3.5.8 Port 7

					Port 7 reg	ister					
		7	6		5	4	3	2		1	0
P7	Bit symbol		P76	F	P75 F	P74	P73	P72	2	P71	P70
(001CH)	Read/Write						R/W				
	After reset		Data from 6 (Output late set to	ch regis to "1")	ister is (Ou	utput late set t	external por ch register is co "0")	s (Outpu	ut lato	external port ch register is o "1")	1
				Por	rt 7 Control	regist	er				
		7	6		5	4	3	2		1	0
P7CR	Bit symbol		P76C	P	75C P	74C	P73C	P720	С	P71C	
(001EH)	Read/Write						W				
`	After reset		0		0	0	0	0		0	
	Function			_	(): Input	1: Output			<u> </u>	
				Port	t 7 Function	n regis	ter				
		7	6		5	4	3	2		1	0
P7FC	Bit symbol		P76F	P.	75F P	P74F	P73F	P72I	F	P71F	P70F
(001FH)	Read/Write			W							
•	After reset		0		0	0	0	0		0	0/1 Note 2
	Function		0: Input port 1: WAIT		•	Refe	er to followin	g table			0: port 1: RD
			1	Pc	ort 7 Drive i	registe	r				
		7	6		5	4	3	2		1	0
P7DR	Bit symbol		P76D	P.	75D P	94D	P73D	P72I	D	P71D	P70D
(0087H)	Read/Write						R/W			<u> </u>	
`	After reset		1	T	1	1	1	1		1	1
	Function					ut buffe	r drive regis		dby n	node	
P73 Setting			P72 Se	-#ing	·			P71 Sett			
	T	Т		etting 72C>		$\overline{}$		P71 Sett			
<p73c></p73c>	0	1	<p72f:< td=""><td></td><td>0</td><td></td><td>1</td><td><p71f></p71f></td><td>\ \</td><td>0</td><td>1</td></p72f:<>		0		1	<p71f></p71f>	\ \	0	1
0	Input port	Output por	rt 0	'	Input port	_	tput port	0		Input port	Output port
1	(Reserved)	EA24 outpu	ut 1		(Reserved)	(at < WRL	/E output P72> = 0) _H output P72> = 1)	1		(Reserved)	NDRE output at (<p71> = 0) WRLL output (at <p71> = 1)</p71></p71>
P76 Setting			P75 Sc	P75 Setting P							
<p76c></p76c>	0	1	<p75f:< td=""><td>P75C></td><td>0</td><td></td><td>1</td><td><p74f></p74f></td><td></td><td>0</td><td>1</td></p75f:<>	P75C>	0		1	<p74f></p74f>		0	1
0	Input port	Output por			Input port	Out	tput port	0	\rightarrow	Input port	Output port
1	WAIT input	(Reserved)	1		NDR/ \overline{B} inputation (at <p75> = $\frac{1}{2}$</p75>	ıt R/\	W output	1		(Reserved)	EA25 output

Note 1: Read-modify-write is prohibited for P7CR and P7FC.

Note 2: It is set to "Port" or " $\overline{\text{RD}}$ " by AM pin setting.

Note 3: When $\overline{\text{NDRE}}$ and $\overline{\text{NDWE}}$ are used, set registers in the following order to avoid outputting a negative glitch.

<u>Order</u>	Register	Bit2	Bit ²
(1)	P7	0	0
(2)	P7FC	1	1
(3)	P7CR	1	1

Figure 3.5.9 Register for Port 7

3.5.6 Port 8 (P80 to P87)

Ports 80 to 87 are 8-bit output ports. Resetting sets the output latch of P82 to "0" and the output latches of P80 to P81, P83 to P87 to "1".

Port 8 can also be set to function as an interface pin for external memory using function register P8FC.

Writing "1" in the corresponding bit of P8FC and P8FC2 enables the respective functions. Resetting <P80F> to <P87F> of P8FC to "0" and P8FC2 to "0", sets all bits to output ports.




Figure 3.5.10 Port 8

				Port 8 R	egister				
		7	6	5	4	3	2	1	0
P8	Bit symbol	P87	P86	P85	P84	P83	P82	P81	P80
(0020H)	Read/Write				R/	W			
	After reset	1	1	1	1	1	0	1	1
			P	ort 8 Functi	on Registe	r			
		7	6	5	4	3	2	1	0
P8FC	Bit symbol	P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
(0023H)	Read/Write				V	/			
	After reset	0	0	0	0	0	0	0	0
	Function	0: Port	0: Port	Refer to	Refer to	0: Port	Refer to	0: Port	0: Port
		1: CSZE	1: CSZD	following table	following table	1: CS3	following table	1: CS1	1: CS0
			Po	rt 8 Functio	n Register	2			
		7	6	5	4	3	2	1	0
P8FC2	Bit symbol	7 P87F2	6 P86F2	5 P85F2	4 P84F2	3 P83F2	2 P82F2	1 P81F2	0 P80F2
P8FC2 (0021H)	Bit symbol Read/Write					P83F2			
					P84F2	P83F2			
	Read/Write	P87F2	P86F2	P85F2 0 Refer to	P84F2 V 0 Refer to	P83F2 V 0 Always write	P82F2 0 Refer to	P81F2 0 0: <p81f></p81f>	P80F2 0 Always write
	Read/Write After reset	P87F2 0	P86F2	P85F2 0	P84F2 V	P83F2 V 0	P82F2 0	P81F2	P80F2
	Read/Write After reset	P87F2 0 0: <p87f></p87f>	0 0: <p86f> 1:Reserved</p86f>	P85F2 0 Refer to following	P84F2 0 Refer to following table	P83F2 V 0 Always write	P82F2 0 Refer to	P81F2 0 0: <p81f></p81f>	P80F2 0 Always write
	Read/Write After reset	P87F2 0 0: <p87f></p87f>	0 0: <p86f> 1:Reserved</p86f>	0 Refer to following table	P84F2 0 Refer to following table	P83F2 V 0 Always write	P82F2 0 Refer to	P81F2 0 0: <p81f></p81f>	P80F2 0 Always write
(0021H)	Read/Write After reset	P87F2 0 0: <p87f> 1:Reserved</p87f>	0 0: <p86f> 1:Reserved</p86f>	P85F2 0 Refer to following table Port 8 Drive	P84F2 0 Refer to following table e Register	P83F2 V 0 Always write "0"	P82F2 0 Refer to table below	0 0: <p81f> 1: SDCS</p81f>	P80F2 0 Always write "0"
(0021H)	Read/Write After reset Function	P87F2 0 0: <p87f> 1:Reserved</p87f>	0 0: <p86f> 1:Reserved</p86f>	0 Refer to following table Port 8 Drive	P84F2 0 Refer to following table e Register 4	P83F2 V 0 Always write "0" 3 P83D	P82F2 0 Refer to table below	0 0: <p81f> 1: SDCS</p81f>	P80F2 0 Always write "0"
(0021H)	Read/Write After reset Function Bit symbol	P87F2 0 0: <p87f> 1:Reserved</p87f>	0 0: <p86f> 1:Reserved</p86f>	0 Refer to following table Port 8 Drive	P84F2 0 Refer to following table e Register 4 P84D	P83F2 V 0 Always write "0" 3 P83D	P82F2 0 Refer to table below	0 0: <p81f> 1: SDCS</p81f>	P80F2 0 Always write "0"
(0021H)	Read/Write After reset Function Bit symbol Read/Write	P87F2 0 0: <p87f> 1:Reserved 7 P87D</p87f>	0 0: <p86f> 1:Reserved 6 P86D</p86f>	P85F2 0 Refer to following table Port 8 Drive 5 P85D	P84F2 V 0 Refer to following table e Register 4 P84D R/	P83F2 V 0 Always write "0" 3 P83D W 1	P82F2 0 Refer to table below 2 P82D	0 0: <p81f> 1: SDCS</p81f>	P80F2 0 Always write "0" 0 P80D

Note 1: Read-modify-write is prohibited for P8FC and P8FC2.

1

CSZC output

ND1CE output

P84 Setting

<P84F2>

<P84F>

P85 Setting

<P85F>

<P85F2>

0

0

Output port

(Reserved)

Note 2: Don't write "1" to P8<P82> register before setting P82 pin to $\overline{CS2}$ or \overline{CSZA} because P82 pin output "0" as \overline{CE} for program memory by reset.

1

CSZB output

ND0CE output

Figure 3.5.11 Register for Port 8

0

Output port

(Reserved)

P82 Setting

<P82F2>

<P82F>

0

Output port

CSZA output

1

CS2 output

Reserved

3.5.7 Port 9 (P90 to P97)

P90 to P94 are 5-bit general-purpose I/O ports. I/O can be set on a bit basis using the control register. Resetting sets P90 to P94 to input port and all bits of output latch to "1".

P95 is 1-bit general-purpose output port and P96 to P97 are 2-bit general-purpose input ports.

Setting the corresponding bits of P9FC enables the respective functions. Resetting resets the P9FC to "0", and sets all bits except P95 to input ports.

(1) Port 90 (TXD0, I2SCKO), Port91 (RXD0, I2SDO), Port 92 (SCLK0, CTS0 I2SWS)

Ports 90 to 92 are general-purpose I/O ports. They also function as either SIO0 or I²S. Each pin is detailed below.

	SIO mode	UART, IrDA mode	I ² S mode	SIO mode
	(SIO0 module)	(SIO0 module)	(I ² S module)	(I ² S module)
P90	TXD0 (Data output)	TXD0 (Data output)	I2SCKO (Clock output)	I2SCKO (Clock output)
P91	RXD0 (Data input)	RXD0 (Data input)	I2SDO (Data output)	I2SDO (Data output)
P92	SCLK0 (Clock input or output)	CTS0 (Clear to send)	I2SWS (Word select output)	(No use)




Figure 3.5.12 P90




Figure 3.5.13 P91 and P92

(2) P93 (SDA), P94 (SCL)




Figure 3.5.14 Port 93 and 94

(3) P95 (CLK32KO)




Figure 3.5.15 Port 95




Figure 3.5.16 Port 96, 97

				Port 9	Regis	ter							
		7	6	5		4		3	2		1		0
P9	Bit symbol	P97	P96	P95		P94	F	93	P92	2	P91		P90
(0024H)	Read/Write	R			-				W				
	After reset	Data from e	xternal port	0		Data fro	m exte	ernal po	ort (Outpu	ıt latch	n register	is s	et to "1")
	_		Р	ort 9 Cor	ntrol R	egister							
		7	6	5		4		3	2		1		0
P9CR	Bit symbol			P95C		P94C	F	93C	P92	2C	P910	С	P90C
(0026H)	Read/Write						1		N		1		1
	After reset			0		0	L	0	0		0		0
	Function							er to fo	llowing ta	able			
			Ì	ort 9 Fun	ction F		1		1				1
		7	6	5		4	-	3	2		1		0
P9FC (0027H)	Bit symbol	P97F	P96F	P95F		P94F		93F	P92	F	P91F	=	P90F
(002711)	Read/Write After reset	0	0	0		0 V	V T	0	0		0		0
	Function	0: Input port	0: Input port	0		0	l		llowing ta	able	U		U
	1 dilotion	1: INT5	1: INT4				110	101 10 10	mowning to	2010			
P92 Setting			P91 Set	tina				P90) Setting				
<p92c></p92c>			<p9< td=""><td></td><td></td><td></td><td></td><td></td><td><p90c></p90c></td><td></td><td></td><td></td><td></td></p9<>						<p90c></p90c>				
	0	1			0	1					0		1
<p92f></p92f>			<p91f></p91f>					<p9< td=""><td>0F></td><td></td><td></td><td></td><td></td></p9<>	0F>				
0	Input port SCLK0, CTS0 inpu	Output port	0		ut port 0 input	Output	port		0	Inp	ut port	Ou	tput port
1	I2SWS output	SCLK0 outpu	t 1	I2SD0	O output	(Reser	ved)		1	I2SCk	(O output	TX	D0 output
P95 Setting			P94 Set	ting				P93	Setting				
<p95c></p95c>			<p94< td=""><td></td><td></td><td></td><td></td><td></td><td><p93c></p93c></td><td></td><td></td><td></td><td></td></p94<>						<p93c></p93c>				
	0	1	\Box		0	1					0		1
<p95f></p95f>			<p94f></p94f>					<p9< td=""><td>3F></td><td></td><td></td><td></td><td></td></p9<>	3F>				
0	Output port	CLK32KO outpu			ut port	Output			0		ut port		tput port DA I/O
1	(Reserved)	(Reserved)	<u>1</u>	`	erved)	(Reser			1	(Res	served)	3	DA I/O
		-	1	rt 9 Func	uon R		1	^			4		
2000	211	7	6	5		4		3	2		1		0
P9FC2 (0025H)	Bit symbol Read/Write				<u> </u>	P94F2	N PS	93F2			$\overline{}$	/	P90F2 W
(00=01.1)	After reset				\rightarrow	0	/v	0			$\overline{}$		0
	Function				0: 0	CMOS	0: CI						0: CMOS
						Open	1: Op	oen					1: Open
						drain	(drain					drain
				Port 9 Dr	ive Re	gister			1	-			
		7	6	5		4	;	3	2		1		0
P9DR	Bit symbol	P97D	P96D	P95D	F	P94D	PS	3D	P920)	P91D		P90D
(0089H)	Read/Write				-	R/						-	
	After reset	1	1	1		<u> </u>		(1		1		1
	Function			Output/	nput bu	ffer drive	regist	er for st	andby m	ode			

Note 1: Read modify write is prohibited for P9CR, P9FC and P9FC2.

Note 2: When setting P97 and P96 pin to INT5 and INT4 input, set P9DR<P97D, P96D> to "00" (prohibit input), and when driving P96 and P97 pins to "0", execute HALT instruction. This setting generates INT5 and INT4 inside. If don't use external interrupt in HALT condition, set like a interrupt don't generated. (e.g. change port setting)

Figure 3.5.17 Register for Port 9

3.5.8 Port A (PA0 to PA7)

Ports A0 to A7 are 8-bit input general-purpose ports with pull-up resistor. In addition to functioning as general-purpose I/O ports, ports A0 to A7 can also, as a keyboard interface, operate a key-on wakeup function. The various functions can each be enabled by writing a "1" to the corresponding bit of the port A function register (PAFC).

Resetting resets all bits of the register PAFC to "0" and sets all pins to be input port.




Figure 3.5.18 Port A

When PAFC = "1", if the input of any of KI0 to KI7 pins fall down, an INTKEY interrupt is generated. An INTKEY interrupt can be used to release all HALT modes.

Port A Register

PA (0028H)

	7	6	5	4	3	2	1	0
Bit symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Read/Write				R/	W			
After reset				Data from e	xternal port			

Port A Function Register

PAFC (002BH)

	7	6	5	4	3	2	1	0
Bit symbol	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
Read/Write				٧	V			
After reset	0	0	0	0	0	0	0	0
Function			0: Key i	nput disable	1: Key input	t enable		

Port A Drive register

PADR (008AH)

	7	6	5	4	3	2	1	0
Bit symbol	PA7D	PA6D	PA5D	PA4D	PA3D	PA2D	PA1D	PA0D
Read/Write		W						
After reset	1	1	1	1	1	1	1	1
Function	Input/Output buffer drive register for standby mode							

Note: Read-modify-write is prohibited for PACR and PAFC.

Figure 3.5.19 Register for Port A

3.5.9 Port C (PC0 to PC3, PC6 to PC7)

PC0 to PC7 are 8-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port C to an input port.

In addition to functioning as a general-purpose I/O port, port C can also function as an output pin for timers (TA1OUT, TA3OUT and TB0OUT0), input pin for external interruption (INT0 to INT3), output pin for memory ($\overline{\text{CSZF}}$), output pin for key (KO8). These settings are made using the function register PCFC. The edge select for external interruption is determined by the IIMC register in the interruption controller.

(1) PC0 (INT0, TA1OUT)




Figure 3.5.20 Port C0

(2) PC1 (INT1, TA3OUT), PC2 (INT2, TB0OUT0), PC3 (INT3, TB0OUT1)




Figure 3.5.21 Port C1, C2, C3




Figure 3.5.22 Port C4, C5

(4) PC6 (KO8, EA24)




Figure 3.5.23 Port C6

(4) PC7 ($\overline{\text{CSZF}}$, EA25)




Figure 3.5.24 Port C7

Port C Register 7 6 5 4 3 2 1 0 PC7 PC6 PC5 PC1 PC Bit symbol PC4 PC3 PC2 PC0 (0030H) Read/Write R/W After reset Data from external port (Output latch register is set to "1") Port C Control Register 7 3 2 6 5 4 1 0 **PCCR** PC7C PC6C PC5C PC4C PC3C PC2C PC1C PC0C Bit symbol (0032H)Read/Write W After reset 0 0 0 0 0 0 0 **Function** Refer to following table Port C Function Register 7 6 5 4 3 2 1 0 **PCFC** Bit symbol PC7F PC6F PC5F PC4F PC3F PC2F PC1F PC0F (0033H)Read/Write W 0 After reset 0 0 0 0 0 0 0 **Function** Refer to following table PC2 Setting PC1 Setting PC0 Setting ≼PC2C> ≼PC1C> ≪PC0C> 0 0 1 0 1 <PC2F> <PC1F> <PC0F> Input port Output port 0 Input port Output port Input port Output port 1 INT2 TB0OUT TA3OUT INT1 1 INT0 TA1OUT PC5 Setting PC3 Setting PC4 Setting <PC5C> ≼PC4C> <PC3C> 0 0 1 0 1 1 <PC5F> <PC4F> <PC3F>

PC7 Setting			 PC6 Setting		
<pc7c></pc7c>	0	1	<pc6c></pc6c>	0	1
0	Input port	Output port	0	Input port	Output port
1	CSZF I/O	EA25 output at <pc7>= 0</pc7>	1	KO8 (Open drain)	EA24 output at <pc6>= 0</pc6>

Output port

(Reserved)

0

Input port

INT3

Output port

(Reserved)

Port C Drive Register

Input port

(Reserved)

PCDR (008CH)

0

1

Input port

(Reserved)

Output port

(Reserved)

0

	7	6	5	4	3	2	1	0
Bit symbol	PC7D	PC6D	PC5D	PC4D	PC3D	PC2D	PC1D	PC0D
Read/Write	R/W							
After reset	1	1	1	1	1	1	1	1
Function	Input/Output buffer drive register for standby mode							

Note1:Read-modify-write is prohibited for the registers PCCR and PCFC.

Note2: When setting PC3-PC0 pins to INT3-INT0 input, set PCDR<PC3D:PC0D> to "0000"(prohibit input), and when driving PC3-PC0 pins to "0", execute HALT instruction. This setting generates INT3-INT0 inside. If don't use external interrupt in HALT condition, set like an interrupt don't generated. (e.g. change port setting)

Figure 3.5.25 Register for Port C

92CA25-86

3.5.10 Port F (PF0 to PF7)

Ports F0 to F6 are 7-bit general-purpose I/O ports. Resetting sets PF0 to PF6 to be input ports. It also sets all bits of the output latch register to "1". In addition to functioning as general-purpose I/O port pins, PF0 to PF6 can also function as the I/O for serial channels 0 and 1. A pin can be enabled for I/O by writing a "1" to the corresponding bit of the port F function register (PFFC).

Port F7 is a 1-bit general-purpose output port. In addition to functioning as a general-purpose output port, PF7 can also function as the SDCLK output. Resetting sets PF7 to be an SDCLK output port.

(1) Port F0 (TXD0), F1 (RXD0), F2 (SCLK0, CTS0)

Ports F0 to F2 are general-purpose I/O ports. They also function as either SIO0. Each pin is detailed below.

	SIO mode	UART, IrDA mode	
	(SIO0 module)	(SIO0 module)	
PF0	TXD0	TXD0	
FFU	(Data output)	(Data output)	
PF1	RXD0	RXD0	
PFI	(Data input)	(Data input)	
PF2	SCLK0	CTS0	
FFZ	(Clock input or output)	(Clear to send)	




Figure 3.5.26 Port F0

92CA25-87




Figure 3.5.27 Port F1




Figure 3.5.28 Port F2

(2) PF3, PF4, PF5, PF6, PF7




Figure 3.5.29 Port F3, F4. F5 and F6




Figure 3.5.30 Port F7

Port		$D \sim \sim$	intor
POIL	г	Rea	uster

PF	
(003CF	H)

	7	6	5	4	3	2	1	0	
Bit symbol	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	
Read/Write	R/W								
After reset	1		Data from external port (Output latch register is set to "1")						

Port F Control Register

PFCR (003EH)

	7	6	5	4	3	2	1	0
Bit symbol		PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C
Read/Write					W			
After reset		0	0	0	0	0	0	0
Function		Refer to following table						

Port F Functon Register

PFFC (003FH)

	7	6	5	4	3	2	1	0
Bit symbol	PF7F	PF6F	PF5F	PF4F	PF3F	PF2F	PF1F	PF0F
Read/Write				V	V			
After reset	1	0	0	0	0	0	0	0
Function			Refer to fol	llowing table			RXD0 pin selection 0: Port F1 1: Port 91	Refer to following table

PF2 Setting

PF2C> <pf2f></pf2f>	0	1
0	Input port, SCLK0, $\overline{\text{CTSO}}$ input From PF2 pin at <pf2> = 0 From P92 pin at <pf2> = 1</pf2></pf2>	Output port
1	(Reserved)	SCLK0 output

PF1	Setting

i i i Settili	9	
PF1C> <pf1f></pf1f>	0	1
0	Input port,	Output
	RXD0 input from PF1,	port
	RXD0 input from P91	Reserved
1		
DE4 Sottin	α	

PF0 Setting

110000000119		
PF0C> <pf0f></pf0f>	0	1
0	Input port	Output port
1	(Reserved)	TXD0 output

PF5 Setting

PF5C> <pf5f></pf5f>	0	1		
0	Input port	Output port		
1	(Reserved)	(Reserved)		

PF4 Setting

≪PF4C> <pf4f></pf4f>	0	1		
0	Input	Output		
1	(Reserved)	(Reserved)		

PF3 Setting

PF3C> <pf3f></pf3f>	0	1		
0	Input port	Output port		
1	(Reserved)	(Reserved)		

PF7 Setting

FF7 Setting	
<pf7f></pf7f>	
0	Output port
1	SDCLK output

Ρ	F6	Setting	2

PF6C> <pf6f></pf6f>	0	1		
0	Input port	Output port		
1	(Reserved)	(Reserved)		

Port F Functon Register 2

PFFC2 (003DH)

	7	6	5	4	3	2	1	0
Bit symbol	-					-		PF0F2
Read/Write	W					W		W
After reset	0					0		0
Function	Always write "0"					Always write "0"		Output buffer 0: CMOS 1: Open drain

Port F Drive Register

PFDR (008FH)

	7	6	5	4	3	2	1	0			
Bit symbol	PF7D	PF6D	PF5D	PF4D	PF3D	PF2D	PF1D	PF0D			
Read/Write	RW										
After reset	1	1	1	1	1	1	1	1			
Function	Input/Output buffer drive register for standby mode										

Note: Read-modify-write is prohibited for the registers PFCR, PFFC and PFFC2.

Figure 3.5.31 Register for Port F

3.5.11 Port G (PG0 to PG3)

PG0 to PG3 are 4-bit input ports and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as the ADTRG pin for the AD converter.

PG2 and PG3 can also be used as the MX and MY pins for a touch screen interface.




Figure 3.5.32 Port G

Port G Register

PG (0040H)

	7	6	5	4	3	2	1	0		
Bit symbol					PG2	PG2	PG1	PG0		
Read/Write					R					
After reset					Data from external port					

Note: The input channel selection of the AD converter and the permission for ADTRG input are set by AD converter mode register ADMOD1.

Port G Drive Register

PGDR (0090H)

	7	6	5	4	3	2	1	0
Bit symbol					PG3D	PG2D		
Read/Write					R/W			
After reset					1	1		
Function					Input/Outpu			
					register for s	tandby mode		

Figure 3.5.33 Register for Port G

3.5.12 Port J (PJ0 to PJ7)

PJ0 to PJ4 and PJ7 are 6-bit output ports. Resetting sets the output latch PJ to "1", and they output "1". PJ5 to PJ6 are 2-bit I/O ports.

In addition to functioning as a port, port J also functions as output pins for SDRAM (\overline{SDRAS} , \overline{SDCAS} , \overline{SDWE} , SDLLDQM, SDLUDQM and SDCKE), SRAM (\overline{SRWR} , \overline{SRLLB} , \overline{SRLUB}) and NAND flash (NDALE and NDCLE).

The above settings are made using the function register PJFC.

However, H either SDRAM or SRAM output signals for PJ0 to PJ2 are selected automatically according to the setting of the memory controller.




Figure 3.5.34 Port J0, J1, J2, J3, J4 and J7




Figure 3.5.35 Port J5 and J6

	Port J Register									
		7	6	5	4	3	2	1	0	
PJ	Bit symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
(004CH)	Read/Write				. R/	W				
	After reset	1		external port register is set '1")	1	1	1	1	1	
			F	ort J Contr	ol Register	,				
		7	6	5	4	3	2	1	0	
PJCR	Bit symbol		PJ6C	PJ5C						
(004EH)	Read/Write		V	V						
	After reset		0	0						
	Function		0: Input	1: Output						
			P	ort J Functi	on Registe	r				
		7	6	5	4	3	2	1	0	
PJFC	Bit symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	PJ0F	
(004FH)	Read/Write				V	W				
	After reset	0	0	0	0	0	0	0	0	
	Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	
		1: SDCKE at <pj7> = 1</pj7>	1: NDCLE at <pj6> = 0,</pj6>		1: SDLUDQM at <pj4> = 1</pj4>	1: SDLLDQM at <pj3> = 1</pj3>	1: SDWE, SDWR	1: SDCAS , SRLUB	1: SRRAS , SRLLB	
		at CF377 = 1		Port J Drive		at < F 302 = 1	SDWK	SKLOB	SKLLB	
			ı					ı		
		7	6	5	4	3	2	1	0	
PJDR	Bit symbol	PJ7D	PJ6D	PJ5D	PJ4D	PJ3D	PJ2D	PJ1D	PJ0D	
(0093H)	Read/Write		1		R/\	W		1		
	After reset	1	1	1	1	1	1	1	1	
	Function			Input/Outpu	it buffer drive	register for sta	andby mode			

Note: Read-modify-write is prohibited for the registers PJCR and PJFC.

Figure 3.5.36 Register for Port J

3.5.13 Port K (PK0 to PK7)

Port K is a 4-bit output port. Resetting sets the output latch PK to "0", and PK0 to PK3 pins output "0".

PK4 to PK7 are 4-bit input ports. Resetting sets the PLCR to "0", and set input port.

In addition to functioning as an output port, port K also functions as output pins for an LCD controller (LCP0, LLP, LFR and LBCD) and pin for an SPI controller (SPCLK, \overline{SPCS} , SPDO and SPDI).

The above settings are made using the function register PKFC.




Figure 3.5.37 Port K0 to K3




Figure 3.5.38 Port K4




Figure 3.5.39 Port K5 to K7

Port K Register

PK (0050H)

	7	6	5	4	3	2	1	0
Bit symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
Read/Write				R/	W			
After reset	Data from external port (Output latch register is cleared to "0")				0	0	0	0

Port K Control Register

PKCR (0052H)

	7	6	5	4	3	2	1	0
Bit symbol	PK7C	PK6C	PK5C	PK4C				
Read/Write		\	V					
After reset	0	0	0	0				
Function		0: Input	1: Output					

Port K Function Register

PKFC (0053H)

	7	6	5	4	3	2	1	0
Bit symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F	PK0F
Read/Write		W						
After reset	0	0	0	0	0	0	0	0
Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	1: SPCLK	1: SPCS	1: SPDO	1: SPDI	1: LBCD	1: LFR	1: LLP	1: LCP0
	output	output	output	output				

PK5 Setting

<pk5c></pk5c>	0	1
0	Input port	Output port
1	Reserved	SPDO output

PK4 Setting

<pk4c></pk4c>	0	1
0	Input port	Output port
1	SPDI input	Reserved

PK7 Setting

<pk7c></pk7c>	0	1
0	Input port	Output port
1	Reserved	SPCLK output

PK6 Setting

<pk6c></pk6c>	0	1
0	Input port	Output port
1	Reserved	SPCS output

Port K Drive Register

PKDR (0094H)

	7	6	5	4	3	2	1	0
Bit symbol	PK7D	PK6D	PK5D	PK4D	PK3D	PK2D	PK1D	PK0D
Read/Write		R/W						
After reset	1	1	1	1	1	1	1	1
Function	Input/Output buffer drive register for standby mode							

Note: Read-modify-write is prohibited for the register PKFC.

Figure 3.5.40 Register for Port K

92CA25-98

3.5.14 Port L (PL0 to PL7)

PL0 to PL3 are 4-bit output ports. Resetting sets the output latch PL to "0", and PL0 to PL3 pins output "0".

PL4 to PL7 are 4-bit general-purpose I/O ports. Each bit can be set individually for input or output using the control register PLCR. Resetting resets the control register PLCR to "0" and sets PL4 to PL7 to input ports. In addition to functioning as a general-purpose I/O port, port L can also function as a data bus for an LCD controller (LD0 to LD7) and external bus open request input ($\overline{\rm BUSRQ}$),answer output ($\overline{\rm BUSAK}$). The above settings are made using the function register PLFC.




Figure 3.5.41 Register for Port L0 to L3




Figure 3.5.42 Register for Port L4 to L5




Figure 3.5.43 Port L6




Figure 3.5.44 Port L7

Port L Register

PL (0054H)

	7	6	5	4	3	2	1	0
Bit symbol	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
Read/Write		R/W						
After reset	(Outp	Data from external port (Output latch register is cleared to "0")				0	0	0

Port L Control Register

PLCR (0056H)

	7	6	5	4	3	2	1	0
Bit symbol	PL7C	PL6C	PL5C	PL4C				
Read/Write		V	I					
After reset	0	0	0	0				
Function		0: Input '	1: Output					

Port L Function Register

PLFC (0057H)

	7	6	5	4	3	2	1	0
Bit symbol	PL7F	PL6F	PL5F	PL4F	PL3F	PL2F	PL1F	PL0F
Read/Write		W						
After reset	0	0	0	0	0	0	0	0
Function	Refer following table				0: Port	1: Data bus fo	r LCDC (LD3	to LD0)

Output port

LD5 output

Input port

Reserved

PL4 Settin	g	
<pl4c></pl4c>	0	1
0	Input port	Output port
1	Reserved	LD4 output

PL7 Setting

0

	•	
<pl7c></pl7c>	0	1
0	Input port	Output port
1	BUSAK output	LD7 output

PL6 Setting

<pl6c></pl6c>	0	1		
0	Input port	Output port		
1	BUSRQ input	LD6 output		

Port L Drive Register

PLDR (0095H)

	7	6	5	4	3	2	1	0	
Bit symbol	PL7D	PL6D	PL5D	PL4D	PL3D	PL2D	PL1D	PL0D	
Read/Write	R/W								
After reset	1	1	1	1	1	1	1	1	
Function	Input/Output buffer drive register for standby mode								

Note1: Read-modify-write is prohibited for the registers PLCR and PLFC.

Note2: When Port L are used at LD0 to LD7, If set PL6 pin to BUSRQ function input temporarily, CPU may not be operate normally. Therefore, set registers by following order.

Order	Register	Setting value
(1)	PLCR	1
(2)	PLFC	1

Figure 3.5.45 Port L Register

3.5.15 Port M (PM1 to PM2)

PM1 and PM2 are 2-bit output ports. Resetting sets the output latch PM to "1", and PM1 and PM2 pins output "1".

In addition to functioning as a port, port M also functions as output pins for the RTC alarm (\overline{ALARM}), and as the output pin for the melody/alarm generator (MLDALM, \overline{MLDALM}).

The above settings are made using the function register PMFC.

Only PM2 has two output functions - \overline{ALARM} and \overline{MLDALM} . These are selected using PM<PM2>.




Figure 3.5.46 Port M1





Figure 3.5.47 Port M2



Note: Read-modify-write is prohibited for the register PMFC.

Figure 3.5.48 Register for Port M

3.5.16 Port N (PN0 to PN7)

PN0 to PN7 are 8-bit general-purpose I/O port. Each bit can be set individually for input or output. Resetting sets Port N to an input port.

In addition to functioning as a general-purpose I/O port, Port N can also as interface pin for key-board (KO0 to KO7). This function can set to open-drain type output buffer.




Figure 3.5.49 Port N

Port N register											
		7	6	5	4	3	2	1	0		
PN (005CH)	Bit symbol	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0		
	Read/Write	R/W									
	After reset	Data from external port (Output latch register is set to "1")									
Port N Control Register											
		7	6	5	4	3	2	1	0		
PNCR	Bit symbol	PN7C	PN6C	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C		
(005EH)	Read/Write		W								
	After reset	0	0	0	0	0	0	0	0		
	Function		0: Input 1: Output								
Port N Function Register											
PNFC		7	6	5	4	3	2	1	0		
	Bit symbol	PN7F	PN6F	PN5F	PN4F	PN3F	PN2F	PN1F	PN0F		
(005FH)	Read/Write	W									
	After reset	0	0	0	0	0	0	0	0		
	Function	0: CMOS output 1:Open drain output									
Port N Drive Register											
PNDR (0097H)		7	6	5	4	3	2	1	0		
	Bit symbol	PN7D	PN6D	PN5D	PN4D	PN3D	PN2D	PN1D	PN0D		
	Read/Write		R/W								
	After reset	1	1	1	1	1	1	1	1		
	Function	Input/Output buffer drive register for standby mode									

Note: Read modify write is prohibited for the registers PNCR and PNFC.

Figure 3.5.50 Register for Port N

3.6 Memory Controller

3.6.1 Functions

The TMP92CA25 has a memory controller with a variable 4-block address area that controls as follows.

(1) 4-block address area support

Specifies a start address and a block size for the 4-block address area (block 0 to 3).

• SRAM or ROM: All CS blocks (CS0 to CS3) are supported.

• SDRAM : Only either CS1 or CS2 blocks are supported.

• Page ROM : Only CS2 blocks are supported.

• NAND flash : CS setting is not needed.

(2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.

(3) Data bus width selection

Whether 8 bits, 16 bits is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and $\overline{\text{WAIT}}$ input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in the 6 modes listed below.

0 waits, 1 wait,

2 waits, 3 waits, 4 waits

N waits (controls with WAIT pin)

3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the state following reset release and the necessary settings.

(1) Control register

The control registers of the memory controller are as follows and in Table 3.6.1 and Table 3.6.2.

- Control register: BnCSH/BnCSL (n = 0 to 3, EX)
 Sets the basic functions of the memory controller; the memory type that is connected, the number of waits which are read and written.
- Memory start address register: MSARn (n = 0 to 3)
 Sets a start address in the selected address areas.
- Memory address mask register: MAMR (n = 0 to 3)
 Sets a block size in the selected address areas.
- Page ROM control register: PMEMCR
 Sets the method of accessing page ROM.
- Memory controls control register: MEMCR0
 Sets waveform selection of RD pin and setting method of CSO to CS3.

Table 3.6.1 Control Register

						5			
		7	6	5	4	3	2	1	0
CSL	Bit symbol		B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
140H)	Read/Write			W				W	
	After reset		0	1	0		0	1	0
CSH	Bit symbol	B0E	_	_	B0REC	B0OM1	B0OM0	B0BUS1	B0BUS0
41H)	Read/Write				V	V			
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
₹0 H)	Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14 to M0V9	M0V8
	Read/Write				R/	W			
	After reset	1	1	1	1	1	1	1	1
)	Bit symbol	M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
)	Read/Write				R/	W			
	After reset	1	1	1	1	1	1	1	1
-	Bit symbol		B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
1)	Read/Write			W				W	
	After reset		0	1	0		0	1	0
l	Bit symbol	B1E	=	=	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
H)	Read/Write				V	٧			
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
R1 ∃)	Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9	M1V8
	Read/Write				R/	W			
	After reset	1	1	1	1	1	1	1	1
1	Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
H)	Read/Write				R/	/W			
	After reset	1	1	1	1	1	1	1	1
L	Bit symbol		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
H)	Read/Write			W				W	
	After reset		0	1	0		0	1	0
Η	Bit symbol	B2E	B2M	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
- 1)	Read/Write				V	٧	-		
	After reset	1	0	0 (Note)	0	0	0	0	0
2	Bit symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
l)	Read/Write				R/	W			
	After reset	1	1	1	1	1	1	1	1
2	Bit symbol	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
H)	Read/Write					/W			
	After reset	1	1	1	1	1	1	1	1
-	Bit symbol		B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
H)	Read/Write			W				W	
	After reset		0	1	0		0	1	0
П/	Bit symbol	B3E	-	-	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
H)	Read/Write					V -			
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
.3 'L	Bit symbol	M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
H)	Read/Write					W I .			
_	After reset	1	1	1	1	1	1	1	1
:3 H)	Bit symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
1)	Read/Write		,	,		W		, 1	
	After reset	1	1	1	1	1	1	1	1

Note 1: Always write "0".

Note 2:Read-modify-write is prohibited for BnCS0 and BnCSH (n = 0 to 3) registers.

		7	6	5	4	3	2	1	0
BEXCSH	Bit symbol					BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
(0159H)	Read/Write						V	I	
	After reset					0	0	0	0
BEXCSL	Bit symbol		BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
(0158H)	Read/Write			W				W	
	After reset		0	1	0		0	1	0
PMEMCR	Bit symbol				OPGE	OPWR1	OPWR0	PR1	PR0
(0166H)	Read/Write						R/W		
	After reset				0	0	0	1	0
MEMCR0	Bit symbol						CSDIS	RDTMG1	RDTMG0
(0168H)	Read/Write							R/W	
	After reset						0	0	0

Table 3.6.2 Control Register

Note: Read-modify-write is prohibited for BEXCSH and BEXCSL registers.

(2) Operation after reset release

The start data bus width is determined by the state of AM1/AM0 pins just after reset release. The external memory is then accessed as follows

AM1	AM0	Start Mode
0	0	Don't use this setting
0	1	Start with 16-bit data bus (Note)
1	0	Start with 8-bit data bus (Note)
1	1	Don't use this setting

Note: The memory to be used on starting after reset must be either NOR flash or masked ROM.

NAND flash and SDRAM cannot be used.

AM1/AM0 pins are valid only just after reset release. In other cases, the data bus width is set by the control register <BnBUS1:0>.

On reset, only the control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E> is set to "1" on reset).

The data bus width which is specified by AM1/AM0 pins is loaded to the bit for specification of the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000H to FFFFFFH address on reset (B2CSH<B2M> is reset to "0").

After reset release, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). The control register (BnCS) is then set.

Set the enable bit (BnE) of the control register to "1" to enable the setting.

3.6.3 Basic Functions and Register Setting

This section describes the setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares the register value and the address every bus cycle. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Memory start address register setting

The MS23 to MS16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000H.

Therefore the start addresses of the block address area are set to all 64 Kbytes of addresses 000000H to FF0000H.

(ii) Memory address mask register setting

The memory address mask register determines whether an address bit is compared or not. In register setting, "0" is "compare", and "1" is "do not compare".

The address bits that can be set depends on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 3: A22 to A15

The upper bits are always compared. The block address area size is determined by the result of the comparison.

The size to be set depending on the block address area is as follows.

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0	0	0	0	0	0	0	0	0	0		
CS1	0	0		0	0	0	0	0	0	0	
CS2 to CS3			0	0	0	0	0	0	0	0	0

Note: After reset release, only the control register of the block address area 2 is valid. The control register of block address area 2 has the <B2M> bit. If the <B2M> bit is set to "0", block address area 2 is set to addresses 000000H to FFFFFFH. (This is the state following reset release.) If the <B2M> bit is set to "1", the start address and the address area size are set, as in the other block address areas.

(iii) Example of register setting

To set the block address area 64 Kbytes from address 110000H, set the register as follows.

MSAR1 Register

Bit	7	6	5	4	3	2	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Specified value	0	0	0	1	0	0	0	1

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are set to "0". Therefore, if MSAR1 is set to the above mentioned value, the start address of the block address area is set to address 110000H.

MAMR1 Register

Bit	7	6	5	4	3	2	1	0
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9	M1V8
Specified value	0	0	0	0	0	0	0	1

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 are set whether addresses A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", and "1" is "do not compare". M1V15 to M1V9 bits determine whether addresses A15 to A9 are compared or not with bit 1. A23 and A22 are always compared.

When set as above, A23 to A9 are compared with the value that is set as the start addresses. Therefore, 512 bytes (addresses 110000H to 1101FFH) are set as block address area 1, and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".

The other block address area sizes are specified in the same way.

A23 and A22 are always compared with block address area 0. Whether A20 to A8 are compared or not is determined by the register.

Similarly, A23 is always compared with block address areas 2 to 5. Whether A22 to A15 are compared or not is determined by the register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3

Note 2: If an address area other than $\overline{\text{CSO}}$ to $\overline{\text{CS3}}$ is accessed, this area is regarded as $\overline{\text{CSEX}}$. Therefore, wait number and data bus width controls follow the setting of $\overline{\text{CSEX}}$ (BEXCSH, BEXCSL register).

(2) Connection memory specification

Setting the <BnOM1:0> bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.

<BnOM1: 0> Bit (BnCSH Register)

<bnom1></bnom1>	<bnom0></bnom0>	Function
0	0	SRAM/ROM (Default)
0	1	Reserved
1	0	Reserved
1	1	SDRAM

Note 1: SDRAM should be set to block either 1 or 2.

Note 2: Set "00" for NAND flash, RAM built-in LCDD.

(3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register (BnCSH)<BnBUS1:0> as follows.

<BnBUS1:0> bit (BnCSH Register)

BnBUS 1	BnBUS 0	Function
0	0	8-bit bus mode (Default)
0	1	16-bit bus mode
1	0	Reserved
1	1	Don't use this setting

Note: SDRAM should be set to either "01" (16-bit bus).

This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". The part of the data bus to which the data is output depends on the data size, baus width and start address.

Number of external data bus pin in TMP92CA25 are 16 pins. Therefore, please ignore case of memory data size is 32 in each tables.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive addresses, do not execute an access to both memories with one command.

Operand Data	Operand Start	Memory Data Size	CDLL A. I.I.		CPU	Data	
Size (bit)	Address	(bit)	CPU Address	D31 to D24	D23 to D16	D15 to D8	D7 to D0
	4n + 0	8/16/32	4n + 0	xxxxx	xxxxx	XXXXX	b7 to b0
_	4n + 1	8	4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0
		16/32	4n + 1	XXXXX	XXXXX	b7 to b0	XXXXX
8	4n + 2	8/16	4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
_		32	4n + 2	XXXXX	b7 to b0	XXXXX	XXXXX
	4n + 3	8 16	4n + 3 4n + 3	XXXXX	XXXXX	b7 to b0	b7 to b0
		32	4n + 3	b7 to b0	XXXXX	XXXXX	XXXXX
	4n + 0	8	(1) 4n + 0	xxxxx	XXXXX	XXXXX	b7 to b0
			(2) 4n + 1	xxxxx	xxxxx	xxxxx	b15 to b8
_		16/32	4n + 0	XXXXX	XXXXX	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0
		16	(2) 4n + 2 (1) 4n + 1	XXXXX	XXXXX	b7 to b0	b15 to b8
		10	(2) 4n + 2	XXXXX	XXXXX	XXXXX	b15 to b8
		32	4n + 1	xxxxx	b15 to b8	b7 to b0	XXXXX
16	4n + 2	8	(1) 4n + 2	xxxxx	XXXXX	XXXXX	b7 to b0
10			(2) 4n + 1	XXXXX	XXXXX	XXXXX	b15 to b8
		16	4n + 2	XXXXX	XXXXX	b15 to b8	b7 to b0
-	4n + 3	32 8	4n + 2 (1) 4n + 3	b15 to b8	b7 to b0	XXXXX	b7 to b0
	411+3		(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
		16	(1) 4n + 3	xxxxx	XXXXX	b7 to b0	XXXXX
			(2) 4n + 4	xxxxx	xxxxx	xxxxx	b15 to b8
		32	(1) 4n + 3	b7 to b0	xxxxx	XXXXX	XXXXX
		0	(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
	4n + 0	8	(1) 4n + 0 (2) 4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0 b15 to b8
			(3) 4n + 2	XXXXX	XXXXX	XXXXX	b23 to b16
			(4) 4n + 3	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 0	xxxxx	XXXXX	b15 to b8	b7 to b0
			(2) 4n + 2	XXXXX	XXXXX	b31 to b24	b23 to b16
_		32	4n + 0	b31 to b24	b23 to b16	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 0 (2) 4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0 b15 to b8
			(3) 4n + 2	XXXXX	XXXXX	XXXXX	b23 to b16
			(4) 4n + 3	xxxxx	xxxxx	xxxxx	b31 to b24
		16	(1) 4n + 1	XXXXX	XXXXX	b7 to b0	XXXXX
			(2) 4n + 2	XXXXX	XXXXX	b23 to b16	b15 to b8
		22	(3) 4n + 4	XXXXX	XXXXX	XXXXX	b31 to b24
		32	(1) 4n + 1 (2) 4n + 4	b23 to b16	b15 to b8	b7 to b0 xxxxx	b31 to b24
32	4n + 2	8	(1) 4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
	. –		(2) 4n + 3	xxxxx	xxxxx	xxxxx	b15 to b8
			(3) 4n + 4	xxxxx	xxxxx	XXXXX	b23 to b16
		40	(4) 4n + 5	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 2 (2) 4n + 4	XXXXX	XXXXX	b15 to b8 b31 to b24	b7 to b0 b23 to b16
		32	(2) 411 + 4 (1) 4n + 2	b15 to b8	b7 to b0	XXXXX	XXXXX
			(2) 4n + 4	XXXXX	XXXXX	b31 to b24	b23 to b16
	4n + 3	8	(1) 4n + 3	xxxxx	XXXXX	XXXXX	b7 to b0
			(2) 4n + 4	xxxxx	xxxxx	XXXXX	b15 to b8
			(3) 4n + 5	XXXXX	XXXXX	XXXXX	b23 to b16
		16	(4) 4n + 6	XXXXX	XXXXX	b7 to b0	b31 to b24
		10	(1) 4n + 3 (2) 4n + 4	XXXXX	XXXXX	b23 to b16	b15 to b8
			(3) 4n + 6	XXXXX	XXXXX	XXXXX	b31 to b24
		32	(1) 4n + 3	b7 to b0	XXXXX	XXXXX	XXXXX
		1	(2) 4n + 4	xxxxx	b31 to b24	b23 to b16	b15 to b8

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non active.

(4) Wait control

The external bus cycle completes a wait of at least two states (100 ns at fSYS = 20 MHz).

Setting the <BnWW2:0> and <BnWR2:0> of BnCSL specifies the number of waits in the read cycle and the write cycle. <BnWW2:0> is set using the same method as <BnWR2:0>.

<BnWW>/<BnWR> (BnCSL Register)

<bnww2> <bnwr2></bnwr2></bnww2>	<bnww1> <bnwr1></bnwr1></bnww1>	<bnww0> <bnwr0></bnwr0></bnww0>	Function
0	0	1	2 states (0 waits) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
1	0	1	4 states (2 waits) access fixed mode
1	1	0	5 states (3 waits) access fixed mode
1	1	1	6 states (4 waits) access fixed mode
0	1	1	WAIT pin input mode
	Others		(Reserved)

Note 1: For SDRAM, the above setting is ineffective. Refer to 3.16 SDRAM controller.

Note 2: For NAND flash, this setting is ineffective.

For RAM built-in LCDD, this setting is effective.

(i) Waits number fixed mode

The bus cycle is completed following the number of states set. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

(ii) WAIT pin input mode

This mode samples the $\overline{\text{WAIT}}$ input pins. In this mode, a wait is inserted continuously while the signal is active. The bus cycle is a minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at the second state. The bus cycle continues if the wait signal is active after 2 states or more.

(5) Recovery (Data hold) cycle control


Some memory is defined by AC specification about data hold time by $\overline{\text{CE}}$ or $\overline{\text{OE}}$ for read cycle. Therefore, a data conflict problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC> register.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.


<BnREC> (BnCSH register)

0	No dummy cycle is inserted (Default).
1	Dummy cycle is inserted.

When no dummy cycle is inserted (0 waits)



• When inserting a dummy cycle (0 waits)




Above function (BnCSH<BnREC>) is inserted dummy cycle and performance go down. Therefore, TMP92CA25 have changing function of $\overline{\text{RD}}$ pin falling timing except for <BnREC>. This function can be changed falling timing of $\overline{\text{RD}}$ pin by changing MEMCR0<RDTMG1:0>. This function can be avoided A.C speck shortage about data-hold time from $\overline{\text{OE}}$, and it can be avoided data conflict problem.

This function can use with $\langle BnREC \rangle$. And, this function doesn't depend on CS block. Cycle until from memory \overline{OE} to data output becomes short by using this function. If using this function, please be careful.


<RDTMG1:0> (MEMCR0 register)

00	RD "H" pulse width = 0.5T(Default)
01	RD "H" pulse width = 0.75T
10	RD "H" pulse width = 1.0T
11	(Reserved)




(6) Basic bus timing


(a) External read/write cycle (0 waits)




(b) External read/write cycle (1 wait)




(c) External read/write cycle (0 waits at $\overline{\text{WAIT}}$ pin input mode)




(d) External read/write cycle (n waits at WAIT pin input mode)



Example of wait input cycle (5 waits)





(7) Connecting external memory

Figure 3.6.1 shows an example of how to connect an external 16-bit SRAM and 16-bit NOR flash to the TMP92CA25.




Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection

3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

The TMP92CA25 supports ROM access of the page mode. ROM access of the page mode is specified only in block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> of the PMEMCR register.

(in the control of t										
<opwr1></opwr1>	<opwr0></opwr0>	Number of Cycle in a Page								
0	0	1 state (n-1-1-1 mode) (n ≥ 2)								
0	1	2 state (n-2-2-2 mode) (n ≥ 3)								
1	0	3 state (n-3-3-3 mode) (n ≥ 4)								
1	1	(Reserved)								

<OPWR1:0> (PMEMCR register)

Note: Set the number of waits ("n") using the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set by the <PR1:0> of the PMEMCR register. When data is read out up to the border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

<pr1.0> bit (PIVIEIVICR register)</pr1.0>								
<pr1></pr1>	<pr0></pr0>	ROM Page Size						
0	0	64 bytes						
0	1	32 bytes						
1	0	16 bytes (Default)						
1	1	8 bytes						

<PR1:0> Bit (PMEMCR register)




Figure 3.6.2 Page mode access Timing (8-byte example)

92CA25-120

3.6.5 Cautions

(1) Note on timing between \overline{CS} and \overline{RD}

If the parasitic capacitance of the $\overline{\text{RD}}$ (Read signal) is greater than that of the $\overline{\text{CS}}$ (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a problem, as in the case of (a) in Figure 3.6.3.




Figure 3.6.3 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which uses JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.6.4, an unintended read cycle like the one shown in (b) may occur.




Figure 3.6.4 NOR Flash Toggle Bit Read Cycle

When the toggle bit is reversed by this unexpected read cycle, the CPU cannot read the toggle bit correctly since it always reads same value for the toggle bit. To avoid this phenomenon, data polling function control is recommended.

(2) Note on NAND flash area setting, LCD driver area setting with built-in RAM

Figure 3.6.5 shows a memory map for a NAND flash and RAM built-in LCD driver.

Since it is recommended that CS3 area be assigned to the address 000000H to 3FFFFFH, the following explanation is given.

In this case, the NAND flash and RAM built-in LCD driver overlap with CS3 area.

However, each access control circuit in the TMP92CA25 operates independently.

So, if a program on CS3 area accesses NAND flash, both $\overline{\text{CS3}}$ and NAND flash will be accessed at the same time and a problem such as data conflict will occur.

To avoid this phenomenon, TMP92CA25 have MEMCR0<CSDIS>. If set <CSDIS> to "1", $\overline{\text{CS3}}$ pin don't active in case of access 001D00H to 001FFFH (768B) in area that is set as CS3 area. Above phenomenon can be avoided by this setting. This function is valid not only $\overline{\text{CS3}}$ but also all $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ pins.

Note1: In above setting, the address from 000000H to 005FFFH of 24 Kbytes for CS3's memory can't be used.

Note2: 512 byte area (001D00H to 001EFFH) for NAND flash are fixedlike a following without relation ship to setting CS block. Therefore, NAND flash area don't conform to CS3 area setting.

(NAND flash area specification)

1. bus width : Fixed 8 bit

2. WAIT control : Depend on NDnFSPR<SPW> of NAND flash controller




Figure 3.6.5 Recommended CS3 and CS0 Setting


(3) The cautions at the time of the functional change of a $\overline{\mathrm{CSn}}$.

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.

* XX is a function register address.(When an output port is initialized by "0")




The measure by software

The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. The ban on interruption under functional change (DI command)
- 2. A dummy command is added in order to carry out continuous internal access.
- (Access to a functional change register is corresponded by 16-bit command.
 (LDW command))



3.7 8-Bit Timers (TMRA)

The TMP92CA25 features 4 built-in 8-bit timers (TMRA0-TMRA3).

These timers are paired into two modules: TMRA01 and TMRA23. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 and Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by a five-byte SFR (special function register).

Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFR
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (programmable pulse generation) output mode
 - (4) 8-bit PWM (pulse width modulation) output mode
 - (5) Mode settings

Table 3.7.1 Registers and Pins for Each Module

	Module	TMRA01	TMRA23		
External	Input pin for external clock	No	No		
pin	Output pin for timer flip-flop	TA1OUT (Shared with PC0)	TA3OUT (Shared with PC1)		
SFR (Address)	Timer run register	TA01RUN (1100H)	TA23RUN (1108H)		
	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)		
	Timer mode register	TA01MOD (1104H)	TA23MOD (110CH)		
	Timer flip-flop control register	TA1FFCR (1105H)	TA3FFCR (110DH)		

3.7.1 **Block Diagrams**




Figure 3.7.1 TMRA01 Block Diagram




Figure 3.7.2 TMRA23 Block Diagram

3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The clock $\phi T0$ is divided into 8 by the CPU clock fsys and input to this prescaler.

The prescaler operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA01PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to "0" and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Timer counter input clock System clock Clock gear selection selection TMRA prescaler SYSCR1 SYSCR1 TAxMOD<TAxCLK1:0> <SYSCK> <GEAR2:0> $\phi T4(1/8)$ φT16(1/32) φT256(1/512) $\phi T1(1/2)$ fs/4096 fs/16 fs/64 fs/256 1 (fs) 000 (1/1) fc/16 fc/64 fc/256 fc/4096 001 (1/2) fc/32 fc/128 fc/512 fc/8192 1/8 0 (fc) fc/64 fc/1024 fc/16384 010 (1/4) fc/256 fc/128 011 (1/8) fc/512 fc/2048 fc/32768 100 (1/16) fc/256 fc/4096 fc/1024 fc/65536

Table 3.7.2 Prescaler Output Clock Resolution

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks $\phi T1$, $\phi T4$ or $\phi T16$. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16 or ϕ T256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up counter overflows.

TAOREG has a double buffer structure, making a pair with the register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to "1", and write the following data to the register buffer. Figure 3.7.3 show the configuration of TA0REG.




Figure 3.7.3 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer. When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 001102H TA1REG: 001103H TA2REG: 00110AH TA3REG: 00110BH

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to "0" and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signals (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to "0". Writing "01" or "10" to TA1FFCR<TA1FFC1:0> sets TA1FF to "0" or "1". Writing "00" to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as PC0).

When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port C function register PCCR and PCFC.


Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ($f_{SYS} \times 6$) before the next overflow occurs by using an overflow interrupt.

When using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

Example when using PWM mode



3.7.3 SFR


TA01RUN Bit symbol

Read/Write

After reset

Function

(1100H)



TA0REG double buffer control

0 Disable

1 Enable

TA0RDE

R/W

0

Double

buffer

0: Disable

1: Enable

→Timer run/stop control

0 Stop and clear

1 Run (Count up)

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.

TMRA23 Run Register

3 6 5 0 TA23RUN Bit symbol TA2RDE I2TA23 TA23PRUN TA3RUN TA2RUN (1108H) Read/Write R/W R/W After reset 0 0 0 Function Double IDLE2 TMRA23 UP counter **UP** counter buffer 0: Stop prescaler (UC4) (UC3) 1: Operate 0: Disable 0: Stop and clear 1: Enable 1: Run (Count up) TA2REG double buffer control Timer run/stop control Disable Stop and clear 0 Enable Run (Count up) 1

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.4 TMRA01 Run Register and TMRA23 Run Register




Figure 3.7.5 TMRA Mode Register






Figure 3.7.6 TMRA23 Mode Register



Note: The values of bits4 to 6 of TA1FFCR are undefined when read.

Figure 3.7.7 TMRA Flip-Flop Control Register



Note: The values of bits4 to 6 of TA3FFCR are undefined when read.

Figure 3.7.8 TMRA3 Flip-Flop Control Register

TMRA Register

Symbol	Address	7	6	5	4	3	2	1	0			
	1102H	_										
TA0REG		W										
		Undefined										
	1103H		_									
TA1REG		W										
					Unde	fined						
	110AH				=	=						
TA2REG		W										
		Undefined										
	110BH				=	=						
TA3REG					V	V						
			·		Unde	fined						

Note: Read-modify-write instruction is prohibited.

Figure 3.7.9 8-Bit Timers Register

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 40 μs at f_C = 40 MHz, set each register as follows:

	MS	SB						LS	SB	
		7	6	5	4	3	2	1	0	
TA01RUN	\leftarrow	_	Χ	Χ	Χ	_	-	0	_	Stop TMRA1 and clear it to "0".
TA01MOD	←	0	0	Χ	Χ	0	1	-	=	Select 8-bit timer mode and select $\phi T1$ (= (16/fc)s at f_C = 40 MHz) as the input clock.
TA1REG	\leftarrow	0	1	1	0	0	1	0	0	Set TREG1 to 40 μ s ÷ ϕ T1 = 100 = 64H.
INTETA01	\leftarrow	Χ	1	0	1	_	-	_	_	Enable INTTA1 and set it to level 5.
TA01RUN	\leftarrow	_	Χ	Χ	Χ	_	1	1	-	Start TMRA1 counting.
X: Don't care,	–: N	o ch	ang	е						

Select the input clock using Table 3.7.3.

Table 3.7.3 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

Input	Clock	Interrupt Interval (at f _{SYS} = 20 MHz)	Resolution		
φT1	(8/f _{SYS})	0.4 μs to 102.4 μs	0.4 μs		
φΤ4	(32/f _{SYS})	1.6 μs to 409.6 μs	1.6 μs		
φT16	(128/f _{SYS})	6.4 μs to 1.638 ms	6.4 μs		
φT256 ((2048/f _{SYS})	102.4 μs to 26.21 ms	102.4 μs		

Note: The input clocks for TMRA0 and TMRA1 differ as follows:


TMRA0: Uses TMRA0 input (TA0IN) and can be selected from \$\phi T1\$, \$\phi T4\$ or \$\phi T16\$

TMRA1: Matches output of TMRA0 (TA0TRG) and can be selected from ϕ T1, ϕ T16, ϕ T256

2. Generating a 50 % duty ratio square wave pulse

The state of the timer flip-flop (TA1FF1) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 2.4- μs square wave pulse from the TA1OUT pin at fC = 40 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.






Figure 3.7.10 Square Wave Output Timing Chart (50 % Duty)

3. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.11 TMRA1 Count Up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.2 shows the relationship between the timer (interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TA0REG and the upper eight bits in TA1REG. Be sure to set TA0REG first (as entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Setting example: To generate an INTTA1 interrupt every 0.4 s at $f_C = 40 \text{ MHz}$, set the timer registers TA0REG and TA1REG as follows:

If ϕ T16 (= (256/fc)s at fC = 40 MHz) is used as the input clock for counting, set the following value in the registers: 0.4 s ÷ =(256/fc)s = 62500 = F424H; e.g. set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H




Figure 3.7.12 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as PC0).




Figure 3.7.13 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1" so that UC1 is set for counting.

Figure 3.7.14 shows a block diagram representing this mode.




Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low duty waves (when duty is varied).





Figure 3.7.15 Operation of Register Buffer

Example: To generate 1/4 duty 62.5 kHz pulses (at $f_C = 40$ MHz)



Calculate the value which should be set in the timer register.

To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16 μ s ϕ T1 (=(16/fc)s (at f_C = 40 MHz);


16
$$\mu$$
s ÷ (16/fc)s = 40

Therefore set TA1REG to 40 (28H)

The duty is to be set to 1/4: $t\times 1/4=16~\mu s\times 1/4=4~\mu s$

$$4 \mu s \div (16/fc)s = 10$$

Therefore, set TA0REG = 10 = 0AH.



X: Don't care, -: No change

(4) 8-bit PWM output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PC1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs. The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < value set for 2ⁿ counter overflow

Value set in TA0REG $\neq 0$




Figure 3.7.16 8-Bit PWM Waveforms

Figure 3.7.17 shows a block diagram representing this mode.




Figure 3.7.17 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TAOREG if 2n overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.18 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin (at $f_C = 40 \text{ MHz}$).



```
To achieve a 51.2-\mus PWM cycle by setting \phiT1 (= (16/fc)s (@f<sub>C</sub> = 40 MHz):
51.2 \ \mu s \div (16/fc)s = 128
2^{n} = 128
```

Therefore n should be set to 7.

Since the low level period is 36.0 μ s when ϕ T1 = (16/fc)s, set the following value for TREGO:

 $36.0 \ \mu s \div (16/fc)s = 90 = 5AH$

		MSE	3						L	SB	
			7	6	5	4	3	2	1	0	
Γ	TA01RUN	← -	_	Χ	Χ	Χ	_	_	_	0	Stop TMRA0 and clear it to 0
	TA01MOD	← '	1	1	1	0	-	-	0	1	Select 8-bit PWM mode (cycle: 2^7) and select $\phi T1$ as the input clock.
	TA0REG	← (0	1	0	1	1	0	1	0	Write 5AH.
	TA1FFCR	← 2	Χ	Χ	Χ	Χ	1	0	1	Χ	Clear TA1FF to 0; enable the inversion and double buffer
	PCCR	← ·	_	_	_	_	_	_	_	1	Set PC0 as the TA1OUT pin.
	PCFC	← -	_	-	-	_	_	_	_	1	J Control as and Trition pinn
L	TA01RUN	\leftarrow	1	Χ	Χ	Χ	_	1	_	1	Start TMRA0 counting.
	X: Don't care,	-: No	cha	ange	Э						

Table 3.7.4 PWM Cycle

							PWM cycl	le					
System clock	Clock gear SYSCR1			TAxxMOD <pwmx1:0></pwmx1:0>									
SYSCR0		_	2 ⁶ (x64)				2 ⁷ (x128)			2 ⁸ (x256)			
<sysck></sysck>	<gear2:0></gear2:0>		TAxx	TAxxMOD <taxclk1:0></taxclk1:0>			//OD <taxcl< td=""><td>_K1:0></td><td>TAxx</td><td>MOD<taxcl< td=""><td>.K1:0></td></taxcl<></td></taxcl<>	_K1:0>	TAxx	MOD <taxcl< td=""><td>.K1:0></td></taxcl<>	.K1:0>		
			φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)		
1(fs)	1		1024/fs	4096/fs	16384/fs	2048/fs	8192/fs	32768/fs	4096/fs	16384/fs	65536/fs		
	000(x1)		1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc		
	001(x2)	×8	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc		
0(fc)	010(x4)	^0	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc		
	011(x8)		8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc		
	100(x16)		16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	65536/fc	262144/fc	1048576/fc		

(5) Settings for each mode

Table 3.7.5 shows the SFR settings for each mode.

Table 3.7.5 Timer Mode Setting Registers

Register name		TA01	MOD		TA1FFCR
<bit symbol=""></bit>	<ta01m1: 0=""></ta01m1:>	<pwm01: 00=""></pwm01:>	<ta1clk1: 0=""></ta1clk1:>	<ta0clk1: 0=""></ta0clk1:>	<ta1ffis></ta1ffis>
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00	-	Lower timer match, \$\phi\$T1, \$\phi\$T16, \$\phi\$T256 (00, 01, 10, 11)	External clock, \$\phi\$T1, \$\phi\$T4, \$\phi\$T16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01	-	-	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	-
8-bit PPG × 1 channel	10	-	-	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	-
8-bit PWM × 1 channel	× 1 channel 11 $2^6, 2^7, 2^8$ (01, 10, 11)		-	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_
8-bit timer × 1 channel	er × 1 channel 11 –		φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

^{-:} Don't care

3.8 External Memory Extension Function (MMU)

By providing 3 local areas, the MMU function allows for the expansion of the program/data area up to 512 Mbytes.

The recommended address memory map is shown in Figure 3.8.1.

However, when the memory used is less than 16 Mbytes, it is not necessary to set the MMU register. In this case, please refer to the Memory Controller section.

An area which can be set as a bank is called a local area. Since the address for local areas is fixed, it cannot be changed. And, area which cannot be set as a bank is called Common area.

Basically one series of program should be closed within one bank. Please don't jump to the same LOCAL-area in the different bank directly by JP instruction and so on. Refer to the examples as follows.

It is not possible for a program to branch between different banks of the same local area.

The TMP92CA25 has the following external pins for memory LSI connection.


Address bus: EA25, EA24 and A23 to A0

Chip select: $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$, $\overline{\text{CSZA}}$ to $\overline{\text{CSZF}}$, $\overline{\text{SDCS}}$ $\overline{\text{ND0CE}}$ and $\overline{\text{ND1CE}}$

Data bus: D15 to D0

3.8.1 Recommended Memory Map

Figure 3.8.1 shows one recommended address memory map. This is for maximum expanded memory size and for a system in which an internal boot ROM with NAND flash is not required.



Note: $\overline{\text{CSZA}}$ is a chip select for not only bank 0 to 15 of LOCAL-Z but also COMMON-Z.

Figure 3.8.1 Recommended Memory Map for Maximum Specification (Logical address)




Figure 3.8.2 Recommended Memory Map for Maximum Specification (Physical address)

3.8.2 Control Registers

There are 12 MMU registers, covering 4 functions (program, data read, data write and LCDC display data), in each of 3 local areas (Local-X, Y and Z), providing easy data access.

(Instructions for use)

First, set the enable register and bank number for each LOCAL register.

The relevant pin and memory settings should then be set to the ports and memory controller.

When the CPU or LCDC outputs a local area logical address, the MMU converts and outputs this to the physical address according to the bank number. The physical address bus is output to the external address bus pin, thereby enabling access to external memory.

- Note 1: Since the common area cannot be used as local area, do not set a bank number to LOCAL register which overlaps with the common area.
- Note 2: Changing program BANK number (LOCALPX, Y or Z) is disabled in the LOCAL area. The program bank setting for each local area must be changed in the common area. (But bank setting of read data, write data and data for LCD display can be changed in the local area.)
- Note 3: After data bank number register (LOCALRn, LOCALWn or LOCALLn; where "n" means X, Y or Z) is set by an instruction, do not access its memory by the following instruction because several clocks are required for effective MMU setting. For this reason, insert between them a dummy instruction which accesses SFR or another memory, as in the following example.

(Example)

```
      Id
      xix, 200000H
      ;

      Id
      (localrx), 81H
      ;
      Data bank number is set

      Id
      wa, (localrx)
      ;
      ← Inserted dummy instruction which accesses SFR

      Id
      wa, (xix)
      ;
      Instruction which reads BANK 1 of LOCAL-X area.
```

Note 4: When LOCAL-Z area is used, chip select signal \overline{CSZA} should be assigned to P82 pin.

In this case, \overline{CSZA} works as chip select signal for not only BANK 0 to 15 but also COMMON-Z.

The following setting after reset is required before setting Port82.

```
ld
         (localpz), 80H
                                ; LOCAL-Z bank enable for program
ld
         (localrz), 80H
                                    LOCAL-Z bank enable for data read
         (localwz), 80H
ld
                                    LOCAL-Z bank enable for data write
                                                                               (*1)
ld
         (locallz), 80H
                                 ; LOCAL-Z bank enable for LCD display memory (*2)
         (p8fc), ----B;
                                     Set P82 pin to CSZA output
ld
         (p8fc2), ----1 -- B ;
```

- (*1) If COMMON-Z area is not used as data write memory, this setting is not required.
- (*2) If COMMON-Z area is not used as LCD display memory, this setting is not required.

(1) Program bank register

The bank number used as program memory is set to these registers. It is not possible to change program bank number in the same local area.

LOCAL-X Register for Program

		7	6	5	4	3	2	1	0			
LOCALPX	Bit symbol	LXE			X4	Х3	X2	X1	X0			
(01D0H)	Read/Write	R/W					R/W					
	After reset	0			0	0	0	0	0			
	Function	Use BANK for LOCAL-X 0: Not use 1: Use			Set wBANK number for LOCAL-X ("0" is disabled because of overlap with COMMON area.)							
LOCAL-Y Register for Program												
		7	6	5	4	3	2	1	0			

LOCALPY (01D1H)

	7	6	5	4	3	2	1	0
Bit symbol	LYE			Y4	Y3	Y2	Y1	Y0
Read/Write	R/W					R/W		
After reset	0			0	0	0	0	0
Function	Use BANK for LOCAL-Y 0: Not use			("3" is di		K number for lise of overlap	LOCAL-Y with COMMO	N area.)

LOCAL-Z Register for Program

92CA25-149

LOCALPZ (01D3H)

	7	6	5	4	3	2	1	0
Bit symbol	LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
Read/Write				R/	W			
After reset	0	0	0	0	0	0	0	0
Function	Use BANK for LOCAL-Z 0: Disable 1: Enable		("3" is di	Set BANI sabled becau	K number for l se of overlap		N area.)	

(2) LCD Display bank register

The bank number used as LCD display memory is set to these registers. Since the bank registers for CPU and LCDC are prepared independently, the bank number for CPU (Program, Read data or Write data) can be changed during LCD display.

LOCAL-X Register for LCDC Display Data

			LOCAL-X	register io	LODO DIO	spiay Data						
		7	6	5	4	3	2	1	0			
LOCALLX	Bit symbol	LXE			X4	Х3	X2	X1	X0			
(01D4H)	Read/Write	R/W					R/W					
	After reset	0			0	0	0	0	0			
	Function	Use BANK for LOCAL-X 0: Not use 1: Use			Set BANK number for LOCAL-X ("0" is disabled because of overlap with COMMON area.)							
LOCAL-Y Register for LCDC Display Data												
		7	6	5	4	3	2	1	0			
LOCALLY	Bit symbol	LYE			Y4	Y3	Y2	Y1	Y0			
(01D5H)	Read/Write	R/W					R/W					
	After reset	0			0	0	0	0	0			
	Function	Use BANK for LOCAL-Y 0: Not use 1: Use			Set BANK number for LOCAL-Y ("3" is disabled because of overlap with COMMON area.)							
			LOCAL-Z I	Register for	r LCDC Dis	splay Data						
		7	6	5	4	3	2	1	0			
LOCALLZ	Bit symbol	LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0			
(01D7H)	Read/Write				R/	W						
	After reset	0	0	0	0	0	0	0	0			
	Function	Use BANK for LOCAL-Z 0: Disable 1: Enable		Set BANK number for LOCAL-Z ("3" is disabled because of overlap with COMMON area.)								

TOSHIBA

(3) Read data bank register

The bank register number used as read data memory is set to these registers. The following is an example where the read data bank register of LOCAL-X is set to "1". When "ld wa, (xix)" instruction is executed, the bank becomes effective only at the read cycle for xix address.

(Example)

ld xix, 200000h

ld (localrx), 81h ; Set Read data bank.

ld wa, (localrx); <-- Insert dummy instruction which accesses

SFR

ld wa, (xix) ; Read bank1 of LOCAL-X area

LOCAL-X Register for Read Data

LOCALRX
(01D8H)

	7	6	5	4	3	2	1	0
Bit symbol	LXE			X4	Х3	X2	X1	X0
Read/Write	R/W					R/W		
After reset	0			0	0	0	0	0
Function	Use BANK for LOCAL-X 0: Not use 1: Use			("0" is di		K number for se of overlap	LOCAL-X with COMMO	N area.)

LOCAL-Y Register for Read Data

LOCALRY (01D9H)

	7	6	5	4	3	2	1	0
Bit symbol	LYE			Y4	Y3	Y2	Y1	Y0
Read/Write	R/W					R/W		
After reset	0			0	0	0	0	0
Function	Use BANK for LOCAL-Y 0: Not use 1: Use			("3" is d		K number for l se of overlap	LOCAL-Y with COMMO	N area.)

LOCAL-Z Register for Read Data

LOCALRZ (01DBH)

	•	ŭ	ŭ	•	·	_	•	Ū			
Bit symbol	LZE	Z6	Z 5	Z4	Z3	Z2	Z1	Z0			
Read/Write		R/W									
After reset	0	0	0	0	0	0	0	0			
Function	Use BANK for LOCAL-Z 0: Disable 1: Enable		("3" is di		K number for l se of overlap	LOCAL-Z with COMMO	N area.)				

(4) Write data bank register

The bank number used as write data memory is set to these registers. The following is an example where the data bank register of LOCAL-X is set to "1". When "ld (xix), wa" instruction is executed, the bank becomes effective only at the write cycle for xix address.

(Example)

ld xix, 200000h

ld (localx), 81h ; Set write data bank.

ld wa, (localwx) ; <--Insert dummy instruction which accesses

 \underline{SFR}

ld wa, (xix) ; Write to bank 1 of LOCAL-X area

LOCAL-X Register for Write Data

		7	6	5	4	3	2	1	0
LOCALWX	Bit symbol	LXE			X4	Х3	X2	X1	X0
(01DCH)	Read/Write	R/W					R/W		
	After reset	0			0	0	0	0	0
	Function	Use BANK for LOCAL-X 0: Not use 1: Use			("0" is di		K number for I se of overlap		N area.)

LOCAL-Y Register for Write Data

LOCALWY (01DDH)

		7	6	5	4	3	2	1	0
Υ	Bit symbol	LYE			Y4	Y3	Y2	Y1	Y0
	Read/Write	R/W					R/W		
	After reset	0			0	0	0	0	0
	Function	Use BANK for LOCAL-Y 0: Not use 1: Use			("3" is di		K number for l se of overlap	LOCAL-Y with COMMO	N area.)

LOCAL-Z Register for Write Data

LOCALWZ (01DFH)

1: Enable

	7	6	5	4	3	2	1	0
Bit symbol	LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
Read/Write			R/W					
After reset	0	0	0	0	0	0	0	0
Function	Use BANK for LOCAL-Z 0: Disable		("3" is di	Set BANI sabled becau	K number for I se of overlap		N area.)	

2007-02-28

3.8.3 Setting Example

Below is a setting example.

No.	Used as	Memory	Setting	MMU Area	Logical Address	Physical Address
(a)	Main routine	NOR flash			C00000H to	o FFFFFFH
(b)	Character ROM	(16 Mbytes, 1 pcs)	1 wait	Bank 0 in LOCAL-Z	800000H to BFFFFFH	000000H to 3FFFFFH
(c)	Sub routine	SRAM	CS1, 16 bits,	Bank 0 in LOCAL-Y	400000H to 5FFFFFH	000000H to 1FFFFFH
(d)	LCD display RAM	(16 Mbytes, 1 pcs)	0 waits	Bank 1 in LOCAL-Y		200000H to 3FFFFFH
(e)	Stack RAM	Internal RAM (16 Kbytes)	- (32 bits, 1 clock)	-	002000H to	005FFFH

(a) Main routine (COMMON-Z)

Logical Address	Physical Address	No		Instruction		Comment
		1	org	C00000H	;	
C00000H	← (Same)	2	ldw	(mamr2), 80FFH	;	CS2 800000-FFFFFF/8 Mbytes
C000xxH	←	3	ldw	(b2csl), C222H	;	CS2 32-bit ROM, 1 wait
		4	ldw	(mamr1), 40FFH	;	CS1 400000-7FFFFF/4 Mbytes
		5	ldw	(b1csl), 8111H	;	CS1 16-bit RAM, 0 waits
		5.1	ld	(localpz), 80H	;	LOCAL-Z bank enable for program
		5.2	ld	(localrz), 80H	;	LOCAL-Z bank enable for data read
		6	ld	(p8fc), 02H	;	P81: CS1
		7	ld	(p8fc2), 04H	;	P82: CSZA
		8	ld	(pjfc), 07H	;	PJ2: SRWR , PJ1: SRLUB , PJ0: SRLLB
		9	ld	xsp, 6000H	;	Stack pointer = 6000H
		10	ld	(localpy), 80H	;	BANK 0 in LOCAL-Y is set as program for sub routine
		11	:		;	
С000ууН	←	12	call	400000H	;	Call sub routine
		13	:		;	
		14	:		;	
		15	:		;	

- Instructions from No.2 to No.8 are settings for ports and memory controller.
- No.9 is a setting for stack pointer. It is assigned to internal RAM.
- No.10 is a setting to execute No.12's instruction.
- No.12 is an instruction to call sub routine. When CPU outputs 400000H address, this MMU will convert and output 000000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1area at the same time. These instructions allow the CPU to branch to sub routine.

Note: This example assumes a sub routine program is already written on SRAM.


(h)	Suhr	outing	(Rank	0 in	LOCA	IV)
W	Sub r	ouume	\Dank	O III	-LOCA	1.7 T /

Logical Address	Physical Address	No		Instruction	Comment
		16	org	400000H	;
400000H	000000H	17	ld	(localwy), 81H	; BANK 1 in LOCAL-Y is set as write data for LCD display RAM
4000xxH	0000xxH	18	ld	(locally), 81H	; BANK 1 in LOCAL-Y is set as LCD display data for LCD display RAM
		19	ld	(localrz), 80H	; BANK 0 in LOCAL-Z is set as read data for character ROM
		20	ld	xiy, 800000H	; Index address register to read character ROM
		21	ld	wa, (xiy)	; Reading character ROM
		22	:		; Convert it to display data
		23	ld	(localpy) , 82H	;
		24	ld	xix, 400000H	; Index address register to write LCD display data
		25	ld	(xix), bc	; Writing LCD display data
		26	:		; Setting LCD controller
		27	:		;
		28	ld	xiz, 400000H	; Setting LCD start address to LCDC
		29	ld	(Isarcl), xiz	;
		30	ld	(lcdctl0), 01H	; Start LCD display operation
		31	:	·	;
5000yyH	1000yyH	32	ret		;

- No.17 and No.18 are settings for BANK 1 of LOCAL-Y. In this case, LCD display data is written to SRAM by CPU.
 - So, (LOCALWY) and (LOCALLY) should be set to the same BANK 1.
- No.19 is a setting for BANK 0 of LOCAL-Z to read data from character ROM.
- No.20 and No.21 are instructions to read data from character ROM. When CPU outputs 800000H address, this MMU will convert and output 000000H address to external address bus: A23 to A0. And CSZA for NOR flash will be asserted because its logical address is in the CS2 area at the same time.
 - These instructions allow the CPU to read data from character ROM.
- No.23 is an instruction which changes the program BANK number in the local area. <u>This setting is disabled.</u>
- No.24 and No.25 are instructions to write data to SRAM. When CPU outputs 400000H address, this MMU will convert and output 200000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1 area at the same time.
 - These instructions allow the CPU to write data to SRAM.
- No.28 and No.29 are settings to set LCD starting address to LCD controller. When LCDC outputs 400000H address in DMA cycle, this MMU will convert and output 200000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1 area at the same time.
 - These instructions allow the LCDC to read data from SRAM.
- No.30 is an instruction to start LCD display operation.

3.9 Serial Channels

The TMP92CA25 includes 1 serial I/O channels. For the channel, either UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission) can be selected. And SIO0 includes data modulator that supports the IrDA 1.0 infrared data communication specification.



In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (a multi controller system).


Figure 3.9.2 is block diagrams for SIO0.

SIO0 is compounded mainly prescaler, serial clock generation circuit, receiving buffer and control circuit, transmission buffer and control circuit.

This chapter contains the following sections:

- 3.9.1 Block diagram
- 3.9.2 Operation of each circuit
- 3.9.3 SFR
- 3.9.4 Operation in each mode
- 3.9.5 Support for IrDA mode

• Mode 0 (I/O interface mode)




• Mode 1 (7-bit UART mode)



• Mode 2 (8-bit UART mode)



Mode 3 (9-bit UART mode)



When bit8 = 0, Data is denoted.

Figure 3.9.1 Data Formats

3.9.1 Block Diagrams




Figure 3.9.2 Block Diagram of Serial Channel 0

3.9.2 Operation for Each Circuit

(1) SIO Prescaler and prescaler clock select

There is a 6-bit prescaler for waking serial clock.

The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.9.1 shows prescaler clock resolution into the baud rate generator.

Table 3.9.1 Prescaler Clock Resolution to Baud Rate Generator

System clock selection SYSCR1	Clock gear selection SYSCR1	-	Baud	rate gener SIO pre BR0CR <bf< th=""><th></th><th>elock</th></bf<>		elock
<sysck></sysck>	<gear2:0></gear2:0>		φТ0	φT2(1/4)	фТ8(1/16)	φT32(1/64)
1(fs)	-	5	fs/8	fs/32	fs/128	fs/512
	000(1/1)		fc/8	fc/32	fc/128	fc/512
	001(1/2)		fc/16	fc/64	fc/256	fc/1024
0(fc)	010(1/4) 011(1/8)	1/8	fc/32	fc/128	fc/512	fc/2048
			fc/64	fc/256	fc/1024	fc/4096
	100(1/16)		fc/128	fc/512	fc/2048	fc/8192

The baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit SIO prescaler, which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 or 16 values, thereby determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

• In UART mode

(1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD
 BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK
 BR0S3:0>. (N = 1, 2, 3 ...16)

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3...15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3...15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

$$Baud\ rate = \frac{Input\ clock\ of\ baud\ rate\ generator}{Frequency\ divider\ for\ baud\ rate\ generator}\ \div 16$$

• In I/O interface mode

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$$

• Integer divider (N divider)

For example, when the source clock frequency (f_C) is 39.3216 MHz, the input clock is ϕ T2 (f_C/32), the frequency divider N (BR0CR<BR0S3:0>) = 8, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

* Clock condition Clock gear : 1/1

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$

$$= \frac{\text{fc/32}}{8} \div 16$$

 $= 39.3216 \times 10^6 \div 16 \div 8 \div 16 = 9600 \text{ (bps)}$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (f_C) = 31.9488 MHz, the input clock is ϕ T2 (f_C /32), the frequency divider N (BR0CR<BR0S3:0>) = 6, K (BR0ADD<BR0K3:0>) = 8, and BR0CR<BR0ADDE> = 1, the baud rate in UART mode is as follows:

* Clock condition Clock gear : 1/1

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$

$$= \frac{\frac{\text{fc } / 32}{6 + \frac{(16 - 8)}{16}} \div 16}{16}$$

$$= 31.9488 \times 10^6 \div 16 \div (6 + \frac{8}{16}) \div 16 = 9600 \text{ (bps)}$$

Table 3.9.2 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) ≥ 4/fsys

• In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fsys

Table 3.9.2 Selection of Transfer Rate (1) (when baud rate generator is used and BR0CR<BR0ADDE> = 0)

Unit (Kbps)

					Orne (Hapo)
f _{SYS} [MHz]	Input Clock Frequency Divider	φT0 (f _{SYS} /4)	φT2 (f _{SYS} /16)	φT8 (f _{SYS} /64)	φT32 (f _{SYS} /256)
9.8304	2	76.800	19.200	4.800	1.200
↑	4	38.400	9.600	2.400	0.600
↑	8	19.200	4.800	1.200	0.300
↑	10	9.600	2.400	0.600	0.150
12.2880	5	38.400	9.600	2.400	0.600
↑	A	19.200	4.800	1.200	0.300
14.7456	2	115.200	28.800	7.200	1.800
↑	3	76.800	19.200	4.800	1.200
↑	6	38.400	9.600	2.400	0.600
↑	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
↑	2	153.600	38.400	9.600	2.400
↑	4	76.800	19.200	4.800	1.200
↑	8	38.400	9.600	2.400	0.600
↑	10	19.200	4.800	1.200	0.300
22.1184	3	115.200	28.800	7.200	1.800
24.5760	1	384.000	96.000	24.000	6.000
↑	2	192.000	48.000	12.000	3.000
↑	4	96.000	24.000	6.000	1.500
↑	5	76.800	19.200	4.800	1.200
\uparrow	8	48.000	12.000	3.000	0.750
↑	A	38.400	9.600	2.400	0.600
↑	10	24.000	6.000	1.500	0.375

Note: Transfer rates in I/O interface mode are eight times faster than the values given above.

In UART mode, TMRA match detect signal (TA0TRG) can be used for serial transfer clock.

Method for calculating the timer output frequency which is needed when outputting trigger of timer

TA0TRG frequency = Baud rate \times 16

Note: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clock, the internal clock f_{IO}, the match detect signal from TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times, on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXDO signal is sampled on the rising edge or falling of the shift clock, which is output on the SCLKO pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

SIO interrupt mode is selectable by the register SIMC.

(7) Transmission counter

The transmission counter is a 4-bit binary counter used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.3 Generation of the Transmission Clock

(8) Transmission controller

In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

• In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Use of $\overline{\text{CTS0}}$ pin allows data to be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled or disabled by the SC0MOD<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin goes low again. However, the INTTX0 interrupt is generated, and it requests the next data send from the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output "high" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.9.4 Handshake Function



Note 1: If the CTS0 signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the $\overline{\text{CTS0}}$ signal has fallen.

Figure 3.9.5 CTS0 (Clear to send) Timing

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU in order from the least significant bit (LSB). When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If $\langle OERR \rangle = 1$

then

- a) Set to disable receiving (Write "0" to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- e) Set to enable receiving (Write "1" to SC0MOD0<RXE>)
- f) Request to transmit again
- 4) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

1. In UART mode

Receiving

Mode	9 Bits (Note)	8 Bits + Parity (Note)	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit
Framing Error Timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity Error Timing	ty Error Timing –		Center of stop bit
Overrun Error Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit

Note1: In 9-bit and 8-bit + parity modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Note2: The higher the transfer rate, the later than the middle receive interrupts and errors occur.

Transmitting

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

2. I/O interface

Transmission Interrupt	SCLK output mode	Immediately after last bit data. (See Figure 3.9.13.)
Timing SCLK input mode		Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.9.14.)
Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.9.15.)
Interrupt Timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.9.16.)

3.9.3 SFR






Figure 3.9.6 Serial Mode Control Register (Channel 0, SC0MOD0)



Note: As all error flags are cleared after reading do not test only a single bit with a bit testing instruction.

Received data bit8

Figure 3.9.7 Serial Control Register (Channel 0, SC0CR)



Note1:Availability of +(16-K)/16 division function


N	UART mode	I/O mode
2 to 15	0	×
1 , 16	×	×

The baud rate generator can be set to "1" in UART mode only when the +(16-K)/16 division function is not used. Do not use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD

BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.8 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)



Note: Prohibit read-modify-write for SC0BUF.

Figure 3.9.9 Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)

		7	6	5	4	3	2	1	0
SC0MOD1 (1205H)	Bit symbol	12S0	FDPX0						
	Read/Write	R/W	R/W						
	After reset	0	0						
	Function	IDLE2	Duplex						
		0: Stop	0: Half						
		1: Run	1: Full						

Figure 3.9.10 Serial Mode Control Register 1 (Channel 0, SC0MOD1)

3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK, and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.11 SCLK Output Mode Connection Example




Figure 3.9.12 Example of SCLK Input Mode Connection

1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.9.13 Transmitting Operation in I/O Interface Mode (SCLK0 output mode) (Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU. When all data is output, INTESO<ITX0C> will be set to generate an INTTX0 interrupt.




Figure 3.9.14 Transmitting Operation in I/O Interface Mode (SCLK0 input mode) (Channel 0)

2. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE> to 1 initiates SCLK0 output.




Figure 3.9.15 Receiving Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.




Figure 3.9.16 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: The system must be put in the receive-enable state (SC0MOD0<RXE> = 1) before data can be received.

3. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0, and only set the interrupt level (from 1 to 6) of the transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.

The following is an example of this:

Example:		Channel 0, SCLK output											
		Baud rate = 9600 bps											
		fc = 4.9152 MHz *Clock condition: Clock gear 1/1(fc)											
Main routin	e				"(J	OCF	c co	naı	uon	· Clock gear 1/1(1c)			
		7	6	5	4	3	2	1	0				
INTES0		Χ	0	0	1	Χ	0	0	0	Set the INTTX0 level to 1. Set the INTRX0 level to 0.			
PFCR		_	_	-	_	_	1	0	1	Set PF0, PF1 and PF2 to function as the TXD0,			
PFFC		_	_	_	_	_	1	0	1	RXD0 and SCLK0 pins respectively.			
SC0MOD0		0	0	0	0	0	0	0	0	Select I/O interface mode.			
SC0MOD1		1	1	0	0	0	0	0	0	Select full duplex mode.			
SC0CR		0	0	0	0	0	0	0	0	SCLK output, transmit on negative edge, receive on positive edge.			
BR0CR		0	0	0	1	1	0	0	0	Baud rate = 9600 bps.			
SC0MOD0		0	0	1	0	0	0	0	0	Enable receiving.			
SC0BUF		*	*	*	*	*	*	*	*	Set the transmit data and start.			
INTTX0 int	erru	upt	rou	ıtine)								
Acc	\leftarrow	SC	OBU	JF						Read the receiving buffer.			

Set the next transmit data.


SC0BUF

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



92CA25-176

Main settings												
	-	7	6	5	4	3	2	1	0			
PFCR	← -	_	_	_	_	_	_	0	-	Set PF1 to function as the RXD0 pin.		
PFFC	← -	_	_	_	_	_	_	0	-			
SC0MOD0	← -	-	0	1	Χ	1	0	0	1	Enable receiving in 8-bit UART mode.		
SC0CR	← 2	Χ	0	1	Χ	Χ	Χ	0	0	Add odd parity.		
BR0CR	← (0	0	0	1	1	0	0	0	Set the transfer rate to 9600 bps.		
INTES0	← -	=	-	-	-	Χ	1	0	0	Enable the INTTX0 interrupt and set it to interrupt level 4.		
Interrupt processing												
A _{CC} ← SC0CR AND 00011100										Check for errors		
if A _{CC} ≠ 0 then ERROR										Check for entits		
Acc	← ;	SC	0BL	JF						Read the received data		
X: Don't care,	–: No	cha	ang	е								


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode a parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written or read, <TB8>or <RB8> is read or written first, before the rest of the SC0BUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when <RB8> = 1.




Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.9.17 Serial Link Using Wakeup Function


92CA25-177

Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit8) of the data (<TB8>) is set to 1.




- Each slave controller receives the above frame. Each controller checks the above select
 code against its own select code. The controller whose code matches clears its <WU> bit
 to 0.
- 5. The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit8) of the data (<TB8>) is cleared to 0.



6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts. The slave controller whose <WU> bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.

Setting example: To link two slave controllers serially with the master controller using the internal clock fIO as the transfer clock.



• Setting the master controller

```
Main
PFCR
                                           0 1
                                                    Set PF0 and PF1 to function as the TXD0 and RXD0 pins
PFFC
                                                   Jrespectively.
                                           0
INTES0
                                                     Enable the INTTX0 interrupt and set it to interrupt level 4.
                                                     Enable the INTRX0 interrupt and set it to interrupt level 5.
SC0MOD0
                           0 1 0 1 1 1 0
                                                     Set f_{\mbox{\scriptsize IO}} as the transmission clock for 9-bit UART mode.
SC0BUF
                           0 0 0 0 0 0 1
                                                     Set the select code for slave controller 1.
INTTX0 interrupt
SC0MOD0
                                                     Set TB8 to 0.
SC0BUF
                                                     Set data for transmission.
```

• Setting the slave controller

Main

Then SC0MOD0

PFCR	0 1]	
PFFC	Select PF1 and PF0 to function as the RXD0 and TXD0 p respectively (Open-drain output).	ıns
PFFC2	X X X X X X X 1	
INTES0	1 1 0 1 1 1 0 Enable INTRX0 and INTTX0.	
SC0MOD0	1 0 1 1 1 1 0 Set <wu> to 1 in 9-bit UART transmission mode using $f_{\mbox{\scriptsize SYS}}$ the transfer clock.</wu>	as
INTRX0 interrupt		
ACC	SCOBUF	
if $Acc = $ select cod		

Clear <WU> to 0

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.18 shows the block diagram.




Figure 3.9.18 Block Diagram

(1) Modulation of the transmission data

When the transmit data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>.

When the transmit data is 1, the modem outputs 0.




Figure 3.9.19 Transmission Example

(2) Modulation of the receive data

When the receive data has an effective pulse width of "1", the modem outputs "0" to SIO0. Otherwise the modem outputs "1" to SIO0. The effective pulse width is selected by SIRCR<SIRWD3:0>.




Figure 3.9.20 Receiving Example

(3) Data format

The data format is fixed as follows:

Data length: 8 bitsParity bits: noneStop bits: 1 bit

(4) SFR

Figure 3.9.21 shows the control register SIRCR. Set SIRCR data while SIO0 is stopped. The following example describes how to set this register:

1) SIO setting ; Set the SIO to UART mode.

 \downarrow

2) LD (SIRCR), 07H ; Set the receive data pulse width to 16×.

3) LD (SIRCR), 37H ; TXEN, RXEN Enable the transmission and receiving.

 \downarrow

4) Start transmission ; The modem operates as follows: and receiving for SIO0
 SIO0 starts transmitting.

• IR receiver starts receiving.

(5) Notes

1. Baud rate for IrDA

When IrDA is operated, set 01 to SC0MOD0<SC1:0> to generate baud rate. Settings other than the above (TA0TRG, f_{IO} and SCLK0 input) cannot be used.

2. The pulse width for transmission

The IrDA 1.0 specification is defined in Table 3.9.3.

Table 3.9.3 Baud Rate and Pulse Width Specifications

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (min)	Pulse Width (typ.)	Pulse Width (max)
2.4 Kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 Kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 Kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 Kbps	RZI	±0.87	1.41 μs	4.88 μs	5.96 µs
57.6 Kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 Kbps	RZI	±0.87	1.41 μs	1.63 μs	2.23 μs

The pulse width is defined as either band rate T \times 3/16 or 1.6 μ s (1.6 μ s is equal to 3/16 pulse width when band rate is 115.2 Kbps).

The TMP92CA25 has a function which can select the pulse width of transmission as either 3/16 or 1/16. However, 1/16 pulse width can only be selected when the baud rate is equal to or less than 38.4 Kbps.

For the same reason, when using IrDA 115.2 Kbps with USB, the +(16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate a 115.2 Kbps baud rate, except under special conditions as explained in (6) below.

The + (16 - K)/16 division function cannot be used alsowhen the baud rate is 38.4 Kbps and the pulse width is 1/16.

Table 3.9.4 Baud Rate and Pulse Width for (16 - K)/16 Division Function

Pulse Width	Baud Rate						
Puise Widin	115.2 Kbps	57.6 Kbps	38.4 Kbps	19.2 Kbps	9.6 Kbps	2.4 Kbps	
T × 3/16	× (Note)	0	0	0	0	0	
T × 1/16	_	_	×	0	0	0	


^{○: (16 –} K)/16 division function can be used.

Note: (16 - K)/16 division function can be used under special

conditions.

 $[\]times$: (16 – K)/16 division function cannot be used.

^{-:} Cannot be set to 1/16 pulse width.



Note: If a pulse width complying with IrDA1.0 standard (1.6 μs min.) can be guaranteed with a low baud rate, setting this bit to "1" will result in reduced power dissipation.

Figure 3.9.21 IrDA Control Register

3.10 Serial Bus Interface (SBI)

The TMP92CA25 has 1-channel serial bus interface which an I2C bus mode.

The serial bus interface is connected to an external device through P93 (SDA) and P94 (SCL) in the I^2C bus mode.

Each pin is specified as follows.

	P9F2 <p94f2, p93f2=""></p94f2,>	P9CR <p94c, p93c=""></p94c,>	P9FC <p94f, p93f=""></p94f,>
I ² C Bus Mode	11	11	11

X: Don't care

3.10.1 Configuration




Figure 3.10.1 Serial Bus Interface (SBI)

3.10.2 Serial Bus Interface (SBI) Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface 0 control register 1 (SBI0CR1)
- Serial bus interface 0 control register 2 (SBI0CR2)
- Serial bus interface 0 data buffer register (SBI0DBR)
- I²C bus 0 address register (I2C0AR)
- Serial bus interface 0 status register (SBI0SR)
- Serial bus interface 0 baud rate register 0 (SBI0BR0)
- Serial bus interface 0 baud rate register 1 (SBI0BR1)

The above registers differ depending on a mode to be used. Refer to section 3.10.4 "I²C Bus Mode Control Register".


3.10.3 The Data Formats in the I²C Bus Mode

The data formats in the I²C bus mode is shown below.


(a) Addressing format



(b) Addressing format (with restart)



(c) Free data format (data transferred from master device to slave device)



S: Start condition R/\overline{W} : Direction bit ACK: Acknowledge bit P: Stop condition


Figure 3.10.2 Data Format in the I²C Bus Mode

3.10.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI) in the I²C bus mode.

Serial Bus Interface 0 Control Register 1

SBIOCR1 (1240H) Prohibit readmodifywrite



Internal serial clock selection <SCK2:0> at write (Note 3) 000 n = 5001 n = 6(Note 3) 010 n = 7(Note 3) System clock: fSYS (Note 3) 011 n = 8 $f_{SYS} = 20 \text{ MHz}$ n=9100 76.9 kHz (internal SCL output) f<u>sys</u> 101 38.8 kHz n = 1019.5 kHz $2^{n} + 8$ [Hz] 110 n = 11 (Reserved) Reserved

Software reset state monitor <SWRMON> at read

0	During software reset
1	Initial data

Acknowledge mode specification

0	Not generate clock pulse for acknowledge signal
1	Generate clock pulse for acknowledge signal

Number of bits transferred

	<ack></ack>	· = 0	<ack:< td=""><td>> = 1</td></ack:<>	> = 1			
<bc2:0></bc2:0>	Number of clock pulses	Bits	Number of clock pulses	Bits			
000	8	8	9	8			
001	1	1	2	1			
010	2	2	3	2			
011	3	3	4	3			
100	4	4	5	4			
101	5	5	6	5			
110	6	6	7	6			
111	7	7	8	7			

Note 1: For the frequency of the SCL pin clock, see 3.10.5 (3) "Serial clock".

Note 2: Initial data of SCK0 is "0", SWRMON is "1".


Note 3: This I²C bus circuit does not support fast mode, it supports the Standard mode only. Although the I²C bus circuit itself allows the setting of a baud rate over 100kbps, the compliance with the I²C specification is not guaranteed in that case.

Figure 3.10.3 Registers for the I²C Bus Mode

Serial Bus Interface Control Register 2

SBI0CR2 (1243H) Prohibit readmodify-

write



Note 1: Reading this register function as SBI0SR register.


Note 2: Switch a mode to port mode after confirming that the bus is free. Switch a mode between I²C bus mode after confirming that input signals via port are high level.

Master

Figure 3.10.4 Registers for the I²C Bus Mode

Serial Bus Interface Status Register

SBI0SR (1243H)**Prohibit** read-modifywrite



Note: Writing in this register functions as SBI0CR2.

Figure 3.10.5 Registers for the I²C Bus Mode

SBI0BR0 (1244H) Bit symbol

Read/Write

After reset

0: Stop 1: Run

Function

Prohibit readmodifywrite

Operation during IDLE2 mode

0 Stop
1 Operation

0

Serial Bus Interface Baud Rate Register 1

SBI0BR1 (1245H)

Prohibit readmodifywrite

					<u> </u>			
	7	6	5	4	3	2	1	0
Bit symbol	P4EN	=						
Read/Write	١	V						
After reset	0	0						
Function	Internal clock 0: Stop 1: Operate	Always write "0".						
				·		·	·	

Baud rate clock control

0 Stop 1 Operate

Serial Bus Interface Data Buffer Register

SBI0DBR (1241H)

Prohibit readmodifywrite

7 6 5 4 0 Bit symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Read/Write R (Received)/W (Transfer) After reset Undefined

Note 1: When writing transmitted data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0).

Note 2: SBI0DBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is prohibitted.

I²C Bus 0 Address Register

I2C0AR (1242H)

Prohibit readmodifywrite

	. •									
	7	6	5	4	3	2	1	0		
Bit symbol	SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS		
Read/Write	W									
After reset	0	0	0	0	0	0	0	0		
Function										

Address recognition mode specification

0 Slave address recognition1 Non slave address recognition

Figure 3.10.6 Registers for the I²C Bus Mode

3.10.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBI0CR1<ACK> to "1" for operation in the acknowledge mode. The TMP92CA25 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to "0" for operation in the non-acknowledge mode. The TMP92CA25 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of transfer bits

Since the SBI0CR1<BC2:0> is cleared to "000" on start up, a slave address and direction bit transmissions are executed in 8 bits. Other than these, the <BC2:0> retains a specified value.

(3) Serial clock

1. Clock source

The SBI0CR1<SCK2:0> is used to specify the maximum transfer frequency for output on the SCL pin in the master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I²C bus, such as the smallest pulse width of tLOW.





Figure 3.10.7 Clock Source

Clock synchronization

In the I²C bus mode, in order to wired-AND a bus, a master device which pulls down a clock pin to the low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

This device has a clock synchronization function which allows normal data transfer even when more than one master exists on the bus.

The following example explains the clock synchronization procedures used when there are two masters present on the bus.



Internal SCL output (Master A) Internal SCL output (Master B) SCL pin

Figure 3.10.8 Clock Synchronization

When master A pulls the internal SCL output to the low level at point "a", the bus's SCL pin goes to the low level. After detecting this, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B is holding the bus's SCL pin the low level, master A waits for counting high-level width of an own clock pulse. After master B has finished counting low-level width of an own clock pulse at point "c" and master A detects the SCL pin of the bus at the high level, and starts counting high level of an own clock pulse.

The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When this device is to be used as a slave device, set the slave address <SA6:0> and <ALS> in I2C0AR.

Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

To operate this device as a master device set the SBIOCR2<MST> to "1".

To operate it as a slave device clear the SBIOCR2<MST> to "0". The <MST> is cleared to "0" in hardware when a stop condition is detected on the bus or when arbitration is lost.

(6) Transmitter/receiver selection

To operate this device as a transmitter set the SBI0CR2<TRX> to "1". To operate it as a receiver clear the SBI0CR2<TRX> to "0".

When data with an addressing format is transferred in the slave mode, when a slave address with the same value that an I2C0AR or a GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" in hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and is cleared to "0" in hardware if the bit is "0".

In the master mode, when an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" in hardware if the value of the transmitted direction bit is "1", and is set to "1" in hardware if the value of the bit is "0". If an acknowledge signal is not returned, the current state is maintained.

The <TRX> is cleared to "0" in hardware when a stop condition is detected on the I²C bus or when arbitration is lost.

(7) Start/stop condition generation

When the SBI0SR<BB> = "0", slave address and direction bit which are set to SBI0DBR is output on the bus after generating a start condition by writing "1111" to the SBI0CR2<MST, TRX, BB, PIN>. It is necessary to set transmitted data to the data buffer register (SBI0DBR) and set "1" to the <ACK> beforehand.




Figure 3.10.9 Start Condition Generation and Slave Address Generation

When the SBI0SR<BB> = "1", the sequence for generating a stop condition can be initiated by writing "111" to the SBI0CR2<MST, TRX, PIN> and writing "0" to the SBI0CR2<BB>. Do not modify the contents of the SBI0CR2<MST, TRX, BB, PIN> until a stop condition has been generated on the bus.




Figure 3.10.10 Stop Condition Generation

The state of the bus can be ascertained by reading the contents of the SBI0SR<BB>. The SBI0SR<BB> will be set to "1" if a start condition has been detected on the bus, and will be cleared to "0" if a stop condition has been detected.

Stop condition generation in master mode have limit. Therefore, please refer to 3.10.6 (4) "Stop condition generation".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 by transfer of the slave address or the data (INTSBI) is generated, the SBI0SR<PIN> is cleared to "0". The SCL pin is pulled down to the low-level while the <PIN> = "0".

The <PIN> is cleared to "0" when a single word of data is transmitted or received. Either writing data to or reading data from SBI0DBR sets the <PIN> to "1".

The time from the <PIN> being set to "1" until the release of the SCL pin is tLOW.

In the address recognition mode (e.g., when <ALS> = "0"), the <PIN> is cleared to "0" when the slave address matches the value set in I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although the SBIOCR2<PIN> can be set to "1" by a program, writing "0" to the SBIOCR2<PIN> does not clear it to "0".

(9) Serial bus interface operation mode selection

The SBIOCR2<SBIM1:0> is used to specify the serial bus interface operation mode.

Set the SBI0CR2<SBIM1:0> to "10" when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I²C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA pin is used for I²C bus arbitration.

The following example illustrates the bus arbitration procedure when there are two master devices on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA pin of the bus is wire-AND and the SDA pin is pulled down to the low level by master A. When the SCL pin of the bus is pulled up at point "b", the slave device reads the data on the SDA pin, that is, data in master A. Data transmitted from master B becomes invalid. The master B state is known as "ARBITRATION LOST". Master B device which loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.10.11 Arbitration Lost

This device compares the levels on the bus's SDA pin with those of the internal SDA output on the rising edge of the SCL pin. If the levels do not match, arbitration is lost and the SBIOSR<AL> is set to "1".

When the <AL> is set to "1", the SBIOSR<MST, TRX> are cleared to "00" and the mode is switched to a slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

The <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.




Figure 3.10.12 Example of a Master Device B (D7A = D7B, D6A = D6B)

(11) Slave address match detection monitor

The SBIOSR<AAS> is set to "1" in the slave mode, in the address recognition mode (e.g., when the I2COAR<ALS> = "0"), when a GENERAL CALL is received, or when a slave address matches the value set in I2COAR. When the I2COAR<ALS> = "1", the SBIOSR<AAS> is set to "1" after the first word of data has been received. The SBIOSR<AAS> is cleared to "0" when data is written to or read from the data buffer register SBIODBR.

(12) GENERAL CALL detection monitor

The SBI0SR<AD0> is set to "1" in the slave mode, when a GENERAL CALL is received (all 8-bit received data is "0", after a start condition). The SBI0SR<AD0> is cleared to "0" when a start condition or stop condition is detected on the bus.

(13) Last received bit monitor

The value on the SDA pin detected on the rising edge of the SCL pin is stored in the SBI0SR<LRB>.

In the acknowledge mode, immediately after an INTSBI interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is locked by external noises, etc.

An internal reset signal pulse can be generated by setting SBI0CR2<SWRST1:0> to "10" and "01". This initializes the SBI circuit internally.

All command (except SBIOCR2<SBIM1:0>) registers and status registers are initialized as well.

The SBI0CR1<SWRMON> is automatically set to "1" after the SBI circuit has been initialized.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and the transferred data can be written by reading or writing the SBI0DBR.

When the start condition has been generated in the master mode, the slave address and the direction bit are set in this register.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when this device functions as a slave device.

The slave address output from the master device is recognized by setting I2C0AR<ALS> is set to "0". The data format is the addressing format. When the slave address in not recognized at the <ALS> is set to "1", the data format is the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to the SBI0BR1<P4EN> before operation commences.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

The setting of SBI0BR0<I2SBI0> determines whether the device is operating or is stopped in IDLE2 mode.

Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.10.6 Data Transfer in I2C Bus Mode

(1) Device initialization

Set the SBI0BR1<P4EN> and the SBI0CR1<ACK, SCK2:0>. Set the SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 of the SBI0CR1 to "0".

Set a slave address in I2C0AR<SA6:0> and the I2C0AR<ALS> (<ALS> = "0" when an addressing format.)

For specifying the default setting to a slave receiver mode, clear "000" to the <MST, TRX, BB>, set "1" to the <PIN>, set "10" to the <SBIM1:0> and set "00" to the <SWRST1:0>.

(2) Start condition and slave address generation

1. Master mode

In the master mode the start condition and the slave address are generated as follows.

Check a bus free status (when $\langle BB \rangle = "0"$).

Set the SBIOCR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBIODBR.

When the <BB> is "0", the start condition is generated by writing "1111" to the SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, 9 clocks are output from the SCL pin. While 8 clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock pulse the SDA pin is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request occurs on the falling edge of the 9th clock pulse. The <PIN> is cleared to "0". In the master mode the SCL pin is pulled down to the low level while the <PIN> is "0". When an INTSBI interrupt request occurs, the value of <TRX> is changed according to the direction bit setting only if the slave device returns an acknowledge signal.

2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while 8 clocks are output from the SCL pin, the slave address and the direction bit which are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2C0AR is received, the SDA line is pulled down to the low level at the 9th clock, and the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI interrupt request occurs on the falling edge of the 9th clock. The <PIN> is cleared to "0". In slave mode the SCL line is pulled down to the low-level while the <PIN> = "0".




Figure 3.10.13 Start Condition Generation and Slave Address Transfer

(3) 1-word data transfer

Check the <MST> setting using an INTSBI interrupt process after the transfer of each word of data is completed and determine whether the device is in the master mode or the slave mode.

1. When the <MST> is "1" (Master mode)

Check the <TRX> setting and determine whether the device is in the transmitter mode or the receiver mode.

When the <TRX> is "1" (Transmitter mode)

Check the <LRB> setting. When the <LRB> = "1", there is no receiver requesting data. Implement the process for generating a stop condition (See section 3.10.6 (4).) and terminate data transfer.

When the <LRB> = "0", the receiver is requesting new data. When the next transmitted data is 8 bits, write the transmitted data to the SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0>, set the <ACK> to "1" and write the transmitted data to the SBI0DBR. After the data has been written, the <PIN> is set to "1", a serial clock pulse is generated to trigger transfer of the next word of data via the SCL pin, and the word is transmitted. After the data has been transmitted, an INTSBI interrupt request is generated. The <PIN> is set to "0" and the SCL pin is pulled down to the low level. If the length of the data to be transferred is greater than one word, repeat the latter steps of the procedure, starting from the check of the <LRB> setting.




Figure 3.10.14 Example in which <BC2:0> = "000" and <ACK> = "1" in Transmitter Mode

When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set the <BC2:0> again. Set the <ACK> to "1" and read the received data from the SBI0DBR so as to release the SCL pin. (The value of data which is read immediately after a slave address is sent is undefined.) After the data has been read, the <PIN> is set to "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

An INTSBI interrupt request is generated and the <PIN> is set to "0". Then this device pulls down the SCL pin to the low level. This device outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from SBI0DBR.




Figure 3.10.15 Example of when <BC2:0> = "000", <ACK> = "1" in Receiver Mode

In order to terminate the transmission of data to a transmitter, clear the <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set the <BC2:0> to "001" and read the data. This device generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA pin on a bus keeps the high level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, this device generates a stop condition (See section 3.10.6 (4).) and terminates data transfer.




Figure 3.10.16 Termination of Data Transfer in Master Receiver Mode

2. When the <MST> is "0" (Slave mode)

In the slave mode, this device operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI interrupt request occurs when this device receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is complete, or after matching a received slave address. In the master mode, this device operates in a slave mode if it is losing arbitration. An INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. When an INTSBI interrupt request occurs, the <PIN> is cleared to "0", and the SCL pin is pulled down to the low level. Either reading data to or writing data from the SBI0DBR, or setting the <PIN> to "1" releases the SCL pin after taking tLOW time.

Check the SBIOSR<AL>, <TRX>, <AAS>, and <ADO> and implements processes according to conditions listed in the next table.

Table 3.10.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process
1	1	1	0	This device loses arbitration when transmitting a slave address and receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the <bc2:0> and write the transmitted data to the SBI0DBR.</bc2:0>
	0	1	0	In the slave receiver mode, this device receives a slave address of which the value of the direction bit sent from the master is "1".	
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Check the <lrb>. If the <lrb> is set to "1", set the <pin> to "1" since the receiver does not request the next data. Then, clear the <trx> to "0" to release the bus. If the <lrb> is cleared to "0", set the number of bits in a word to the <bc2:0> and write transmitted data to the SBIODBR since the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>
0	1	1	1/0	This device loses arbitration when transmitting a slave address and receives a GENERAL CALL or slave address of which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin>
		0	0	This device loses arbitration when transmitting a slave address or data and terminates transferring word data.	
	0	1	1/0	In the slave receiver mode, this device receives a GENERAL CALL or slave address of which the value of the direction bit sent from the master is "0".	
		0	1/0	In the slave receiver mode, the device terminates receiving 1-word data.	Set the number of bits in a word to the <bc2:0> and read received data from the SBI0DBR.</bc2:0>

(4) Stop condition generation

When the SBIOSR<BB> is "1", the sequence for generating a stop condition is started by writing "111" to SBIOCR2<MST, TRX, PIN> and "0" to SBIOCR2<BB>. Do not modify the contents of SBIOCR2<MST, TRX, PIN, BB> until a stop condition is generated on a bus.

When the bus's SCL line has been pulled down by other devices, this device generates a stop condition when the other device has released the SCL line and the SDA pin rising.




Figure 3.10.17 Stop Condition Generation (Single master)




Figure 3.10.18 Stop Condition Generation (Multi master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA line remains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL pin of this device is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.10.6 (2).

In order to meet setup time when restarting, take at least $4.7~\mu s$ of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.




Figure 3.10.19 Timing Diagram when Restarting

3.11 SPIC (SPI Controller)

SPIC is the controller that can be connected to SD card, MMC (Multi Media Card) etc. in SPI mode.

The features as follows.

Double buffer (Transmit/Receive)

Generate CRC7 and CRC16 (Transmit/Receive data)

Baud Rate: 20Mbps max and 400Kbps min

Connect several SD cards and MMC. (Use other output port for \overline{SPCS} pin as \overline{CS})

Use as general clock synchronous SIO

MSB/LSB-first, 8/16bit data length, clock Rising/Falling edge


1 Interrupt : INTSPI

Read, Mask, Clear interrupt and Clear enable can control each 4 interrupts: RFR (Receive buffer of SPIRD: Full), RFW (Transmission buffer of SPITD: Empty), REND (Receive buffer of SPIRS: Full), TEND (Transmission buffer of SPITS: Empty).

RFR, RFW can high-speed transaction by micro DMA.

3.11.1 Block diagram

It shows block diagram and connection to SD card in Figure 3.11.1



Note1: SPCLK, SPCS, SPDO and SPDI pins are set to input port (Port K7, K6, K5, K4) by reset. These signals are needed pull-up resister to fix voltage level, could you adjust resistance value for your final set.

Note2: Please use general input port or interrupt signal for WP (Write Protect) and CD (Card Detect).

Figure 3.11.1 SPIC Block diagram and Connection example

3.11.2 SFR

SPIMD (0820H)

(0821H)

SFR of SPIC are as follows. These are connected to CPU with 16bit data bus.

(1) SPIMD (SPI Mode setting register)

SPIMD register is for operation mode or clock etc.

SPIMD Register								
	7	6	5	4	3	2	1	0
bit Symbol		XEN				CLKSEL2	CLKSEL1	CLKSEL0
Read/Write		R/W					R/W	
After Reset		0				1	0	0
Function		SYSCK 0: disable 1: enable				Select baud 000:f _{SYS} 001: f _{SYS} /2 010: f _{SYS} /4 011: f _{SYS} /8	100: f _{SYS} /16 101: f _{SYS} /32 111: f _{SYS} /64	2 4
	15	14	13	12	11	10	9	8
			. •					
bit Symbol	LOOPBACK	MSB1ST	DOSTAT		TCPOL	RCPOL	TDINV	RDINV
Read/Write	LOOPBACK	MSB1ST R/W	DOSTAT		TCPOL	RCPOL R/		RDINV
	LOOPBACK 0		DOSTAT 1		TCPOL 0			RDINV 0

Figure 3.11.2 SPIMD Register

(a) <LOOPBACK>

Because Internal SPDO can be input to internal SPDI, it can be used as test. Set <XEN>=1 and <LOOPBACK>=1, outputs clock from SPCLK pin regardless of operation of transmit/receive.

Please change the setting when transmitting/receiving is not in operation.




Figure 3.11.3 < LOOPBACK > Register Function

(b) <MSB1ST>

Select the start bit of transmit/receive data Please change the setting when transmitting/receiving is not in operation.

(c) <DOSTAT>

Set the status of SPDO pin during no transmitting (after transmitting or during receiving). Please change the setting when transmitting/receiving is not in operation.

(d) <TCPOL>

Select the edge of synchronous clock during transmitting.

Please change the setting during <XEN> = "0". And set the same value of <RCPOL>.




Figure 3.11.4 <TCPOL> Register function

(e) <RCPOL>

Select the edge of synchronous clock during receiving.

Please change the setting during <XEN>= "0". And set the same value of <TCPOL>.




Figure 3.11.5 < TCPOL> Register function

(f) <TDINV>

Select logical invert/no invert when output transmitted data from SPDO pin.

Please change the setting when transmitting/receiving is not in operation.

Data that input to CRC calculation circuit is transmission data that is written to SPITD. This input data is not corresponded to <TDINV>.

<TDINV> is not corresponded to <DOSTAT>: it set condition of SPDO pin when it is not

(g) <RDINV>

transferred.

Select logical invert/no invert for received data from SPDI pin.

Please change the setting when transmitting/receiving is not in operation.

Data that input to CRC calculation circuit is selected by <RDINV>.

(h) <XEN>

Select the operation for the internal clock.

(i) <CLKSEL2:0>

Select baud rate. Baud rate is created from f_{SYS} and settings are in under table. Please change the setting when transmitting/receiving is not in operation.

Table 3.11.1 Example of baud rate

	Baud rate [Mbps]					
<clksel2:0></clksel2:0>	f _{SYS} =12MHz	f _{SYS} =16MHz	f _{SYS} =20MHz			
f _{SYS}	12	16	20			
f _{SYS} /2	6	8	10			
f _{SYS} /4	3	4	5			
f _{SYS} /8	1.5	2	2.5			
f _{SYS} /16	0.75	1	1.25			
f _{SYS} /32	0.375	0.5	0.625			
f _{SYS} /64	0.1875	0.25	0.3125			

(2) SPICT(SPI Control Register)

SPICT register is for data length or CRC etc.

SPICT Register

SPICT (0822H)

(0822H)

	7	6	5	4	3	2	1	0
bit Symbol	CEN	SPCS_B	UNIT16			ALGNEN	RXWEN	RXUEN
Read/Write	R/W					R/W		
After Reset	0	1	0			0	0	0
Function	communication control 0: disable 1: enable	SPCS pin 0: output "0" 1: output "1"	Data length 0: 8bit 1: 16bit			Full duplex alignment 0: disable 1: enable	Sequential receive 0: disable 1: enable	Receive UNIT 0: disable 1: enable
	15	14	13	12	11	10	9	8
bit Symbol	CRC16_7_B	CRCRX_TX_B	CRCRESET_B				DMAERFW	DMAERFR
Read/Write	R/W					R/W		W
After Reset	0	0	0				0	0
Function	CRC select 0: CRC7 1: CRC16	CRC data 0: Transmit 1: Receive	CRC calculate register 0:Reset 1:Release Reset				Micro DMA 0: Disable 1: Enable	Micro DMA 0: Disable 1: Enable

Figure 3.11.6 SPICT Register

(a) <CRC16_7_B>

Select CRC7 or CRC16 to calculate.

(b) <CRCRX_TX_B>

Select input data to CRC calculation circuit.

(c) <CRCRESET_B>

Initialize CRC calculate register.

The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

- 1. Set SPICT <CRC16_7_B> for select CRC7 or CRC16 and <CRCRX_TX_B> for select calculating data.
- 2. For reset SPICR register, write "1" after set <CRCRESET_B> to "0".
- 3. Write transmit data to SPITD register, and wait for finish transmission all data.
- 4. Read SPICR register, and obtain the result of CRC calculation.
- 5. Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.




Figure 3.11.7 Flow chart of CRC calculation

(d) <DNAERFW>

Set clearing interrupt in CPU to unnecessary because be supported RFR interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by SPIWE register become to unnecessary. SPIST<RFW> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(e) <DMAERFR>

Set clearing interrupt in CPU to unnecessary because be supported RFR interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by SPIWE register become to unnecessary. SPIST<RFR> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(f) <CEN>

Select enable/disable of the pin for SD card or MMC. When the card isn't inserted or no-power supply to DVcc, penetrated current is flowed because SPDI pin becomes floating. In addition, current is flowed to the card because \$\overline{SPCS}\$, SPCLK and SPDO pin output "1". This register can avoid these matters.

If write "0" to <CEN> with PKCR and PKFC selecting $\overline{\text{SPCS}}$, SPCLK, SPDO and SPDI signal, SPDI pin is prohibit to input (avoiding penetrated current) and $\overline{\text{SPCS}}$, SPCLK, SPDO pin become high impedance.

Please write <CEN> = "1" after card is inserted, supply power to Vcc of card and supply clock to this circuit (SPIMD<XEN> = "1").

(g) <SPCS B>

Set the value output to \overline{SPCS} pin.

(h) <UNIT16>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please change the setting when transmitting/receiving is not in operation.

(i) <ALGNEN>

Select whether using alignment function for transmit/receive per UNIT during full duplex.

Please change the setting when transmitting/receiving is not in operation.

(i) <RXWEN>

Set enable/disable of sequential receiving.

(k) <RXUEN>

Set enable/disable of receiving operation per UNIT. In case <RXWEN> = "1", this bit is not valid.

Please change the setting when transmitting/receiving is not in operation.

[Transmit / receive operation mode]

It is supported 8 operation modes. They are selected in $\langle ALGNEN \rangle$, $\langle RXWEN \rangle$ and $\langle RXUEN \rangle$ registers.

Table 3.11.2 transmit/receive operation mode

Operation mode	R	egister setting	Note	
Operation mode	<algnen></algnen>	<rxwen></rxwen>	<rxuen></rxuen>	Note
(1) Transmit UNIT	0	0	0	Transmit written data per UNIT
(2) Sequential transmit	0	0	0	Transmit written data sequentially
(3) Receive UNIT	0	0	1	Receive data of only 1 UNIT
(4) Sequential receive	0	1	0	Receive automatically if buffer has space
(5)Transmit/Receive UNIT with no alignment	0	0	1	Transmit/receive 1 UNIT at once with no alignment per each UNIT
(6) Sequential Transmit/Receive UNIT with no alignment	0	1	0	Transmit/receive sequentially at once with no alignment per each UNIT
(7) Transmit/Receive UNIT with alignment	1	0	1	Transmit/receive 1 UNIT with alignment per each UNIT
(8) Sequential Transmit/Receive UNIT with alignment	1	1	0	Transmit/receive sequentially with alignment per each UNIT

Difference between UNIT transmission and Sequential transmission

UNIT transmit mode is transmitted every 1 UNIT by writing data after confirmed SPIST<TEND>=1. The written transmission data is shifted in turn. In hard ware, transmission is kept executing as long as data exists. If it transmit data sequentially, write next data when SPITD is empty and SPIST<REND>=1.

UNIT transmission and sequential transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.11.8 show Flow chart of UNIT transmission and Sequential transmission.




Figure 3.11.8 Flow chart of UNIT transmission and Sequential transmission

Difference between UNIT receive and Sequential receive

UNIT receive is the mode that receiving only 1 UNIT data.

By writing "1" to SPICT<RXUEN>, receives 1UNIT data, and received data is loaded in receive data register (SPIRD). When SPIRD register is read, read it after wrote "0" to SPICT<RXUEN>.

If data was read from SPIRD with the condition SPICT<RXE>= "1", 1 UNIT data is received again automatically. In hardware, this mode receives sequentially by Single buffer.

SPIST<REND> is changed during UNIT receiving.

Sequential receive is the mode that receive data and automatically when receive FIFO has space.

Whenever buffer has space, next data is received automatically. Therefore, if data was read after data is loaded in SPIRD, it is received sequentially every UNIT. In hardware, this mode receives sequentially by double buffer.

Figure 3.11.9 show Flow chart of UNIT receive and Sequential receive.





Figure 3.11.9 Flow chart of UNIT receive and Sequential receive

No alignment transmit/receive and alignment transmit/receive

In no-alignment mode, transmit/receive operate asynchronous and individually.

This is the sample waveform when starts UNIT receive by writing <RXUEN>= "1", and then write transmit data in (SPITD) register before finishing the receiving.



 $Note: In \ no-alignment \ mode, \ clock \ is \ sometimes \ output \ from \ transmitter/receiver \ even \ when \ no \ data \ is \ in \ receiver/transmitter.$

Figure 3.11.10 No-alignment transmit/receive

In alignment mode, it differs from no-alignment mode in transmit/receive is synchronous every UNIT though it is identical in transmit and receive operate simultaneously.

Writing <ALGNEN>= "1" first, and SPICT<RXE>= "1" and keep waiting state for starting UNIT receiving. When writing SPICT<RXE>= "1" after <ALGNEN>= "1", receiving does not start right away. This is because the data to transmit at the same time has not been prepared. Transmit/receive start when writing the data to (SPITD) register with the condition <TXE>= "1".

The waveform of each transmit/receive operation is as follows;




Figure 3.11.11 Alignment transmit/receive

(3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR (SPIRD receiving buffer is full), RFW (SPITD transmission buffer is empty), REND (SPIRS receiving buffer is full), TEND (SPITS transmission buffer is empty).

RFR, RFW can high-speed transaction by micro DMA.

Following is description of Interrupt · status (example RFW).

Status register SPIST<RFW> show RFW (internal signal that show whether transmission data register exist or not). This register is "0" when transmission data exist. This register is "1" when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.

Interrupt status register SPIIS<RFWIS> is set by rising edge of RFW. This register keeps that condition until write "1" to this register and reset when SPIWE<RFWWE> is "1".

RFW interrupt generate when interrupt enable register SPIIE<RFWIE> is "1". When it is "0", interrupt is not generated.

Interrupt request register SPIIR<RFWIR> show whether interrupt is generating or not. Interrupt status write enable register SPIWE<RFWWE> set that enables reset for reset interrupts status register by mistake.

Circuit config of transmission data shift register (SPITS), receiving register (SPIRD), receiving data shift register (SPIRS) are same with above register.

Control register SPICT<DMAERFW>, SPICT<DMAERFR> is register for using micro DMA. When micro DMA transfer is executed by using RFW interrupt, set "1" to <DMAERFW>, and when it is executed by using RFR interrupt, set "1" to <DMAERFR>, and prohibit other interrupt.




Figure 3.11.12 Figurer for interrupt, status

(3-1) SPIST(SPI status register)

SPIST shows 4 status.

SPIST Register

		7	6	5	4	3	2	1	0
SPIST	bit Symbol			/		TEND	REND	RFW	RFR
(0824H)	Read/Write			/			F	₹	
	After Reset					1	0	1	0
	Function					Receiving 0:operation 1: no operation	Receive Shift register 0: no data 1: exist data	Transmit buffer 0: untransmitted data exist 1: no untransmitted data	Receive buffer 0:no valid data 1:valid data exist
		15	14	13	12	11	10	9	8
(000511)	bit Symbol								
(0825H)	Read/Write								
	After Reset								
	Function								

Figure 3.11.13 SPIST Register

(a) <TEND>

This bit is set to "0" when valid data to transmit exists in the shift register for transmit. It is set to "1" when finish transmitting all the data.

(b) <REND>

This bit is set to "0" when receiving is in operation or no valid data exist in receive shift register.

It is set to "1", when valid data exist in receive read register and keep the data without shifting.

It is cleared to "0", when CPU read the data and shift to receive read register.

(c) <RFW>

After wrote the received data to receive data write register, shift the data to receive data shift register. It keeps "0" until all valid data has moved. And it is set to "1" when it can accept the next data with no valid data.

(d) <RFR>

This bit is set to "1" when received data is shifted from received data shift register to received data read register and valid data exist. It is set to "0" when the data is read and no valid data.

(3-2) SPIIS(SPI interrupt status register)

SPIIS register read 4 interrupt status and clear interrupt.

This register is cleared to "0" by writing "1" to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if SPI interrupt enable register (SPIIE) is masked.

SPIIS Register

		7	6	5	4	3	2	1	0
SPIIS	bit Symbol					TENDIS	RENDIS	RFWIS	RFRIS
(0828H)	Read/Write						R	/W	
	After Reset					0	0	0	0
						Read	Read	Read	Read
						0:no interrupt	0:no interrupt	0:no interrupt	0:nointerrupt
						1:interrupt	1:interrupt	1:interrupt	1:interrupt
	Function					Write	Write	Write	Write
						0:Don't care	0:Don't care	0:Don't care	0:Don't care
						1:clear	1:clear	1:clear	1:clear
		15	14	13	12	11	10	9	8
(0020H)	bit Symbol								
(0829H)	Read/Write								
	After Reset								

Figure 3.11.14 SPIIS Register

(a) <TENDIS>

Function

This bit read status of TEND interrupt and clear interrupt. If write this bit, set "1" to SPIWE<TENDWE>.

(b) < REMDIS>

This bit read status of REND interrupt and clear interrupt. If write this bit, set "1" to SPIWE<RENDWE>.

(c) <RFWDIS>

This bit read status of RFW interrupt and clear interrupt. If write this bit, set "1" to SPIWE<RFWWE>.

(d) < RFRIS >

This bit read status of RFR interrupt and clear interrupt. If write this bit, set "1" to SPIWE<RFRWE>.

(3-3) SPIWE(SPI interrupt status write enable register)
SPIWE register set clear enable for 4 interrupt stasus bit.

SPIWE Register

6 5 3 0 SPIWE TENDWE RENDWE RFWWE RFRWE bit Symbol (082AH) R/W Read/Write After Reset 0 Clear SPIIS Clear SPIIS Clear SPIIS Clear SPIIS <RENDIS> <TFWIS> <RFRIS> <TENDIS> **Function** 0: disable 0: disable 0: disable 0: disable 1: enable 1: enable 1: enable 1: enable 15 14 13 12 10 11 9 8 bit Symbol Read/Write (082BH) After Reset

Figure 3.11.15 SPIWE Register

(a) <TENDWE>

Function

This bit set clear enable of SPIIS<TENDIS>.

(b) < RENDWE>

This bit set clear enable of SPIIS<RENDIS>.

(c) < RFWWE >

This bit set clear enable of SPIIS<RFWIS>.

(d) < RFRWE >

This bit set clear enable of SPIIS<RFRIS>.

(3-4) SPIIE(SPI interrupt enable register)

SPIIE register set output enable for 4 interrupt.

SPIIE Register

		7	6	5	4	3	2	1	0
SPIIE	bit Symbol					TENDIE	RENDIE	RFWIE	RFRIE
(082CH)	Read/Write						R/	W	
	After Reset					0	0	0	0
	Function					TEND interrupt 0: Disable 1: Enable	REND interrupt 0: Disable 1: Enable	RFW interrupt 0: Disable 1: Enable	RFR interrupt 0: Disable 1: Enable
		15	14	13	12	11	10	9	8
	bit Symbol								
	Read/Write								
(082DH)	After Reset								
	Function								

Figure 3.11.16 SPIIE Register

(a) <TENDIE>

This bit set TEND interrupt enable.

(b) < RENDIE>

This bit set REND interrupt enable.

(c) <RFWIE>

This bit set RFW interrupt enable.

(d) < RFRIE >

This bit set RFR interrupt enable.

(3-5) SPIIR(SPI interrupt request register)

SPIIR register show generation condition for 4 interrupts.

This regiter read "0" (interrupt doesn't generate) always when SPIninterrupt enable register (SPIIE) is masled.

SPIIR Register

6 5 0 TENDIR RENDIR **RFWIR RFRIR** bit Symbol SPIIR (082EH) Read/Write After Reset 0 0 0 0 TEND REND RFW RFR interrupt interrupt interrupt interrupt Function 0: none 0: none 0: none 0: none 1:generate 1:generate 1:generate 1:generate 15 14 13 12 10 8 bit Symbol Read/Write (082FH) After Reset **Function**

Figure 3.11.17 SPIIR Register

(a) <TENDIR>

This bit shows condition of TEND interrupt generation.

(b) <TENDIR>

This bit shows condition of REND interrupt generation.

(c) <RFWIR>

This bit shows condition of RFW interrupt generation.

(d) <RFRIR>

This bit shows condition of RFR interrupt generation.

(4) SPICR (SPI CRC register)

SPICR register load result of CRC calculation for transmission/receiving in it.

SPICR register

SPICR (0826H)

	7	6	5	4	3	2	1	0		
bit Symbol	CRCD7	CRCD6	CRCD5	CRCD4	CRCD3	CRCD2	CRCD1	CRCD0		
Read/Write				F	}		-			
After reset	0	0	0	0	0	0	0	0		
Function	CRC calculation result load register [7:0]									
	15	14	13	12	11	10	9	8		
bit Symbol	CRCD15	CRCD14	CRCD13	CRCD12	CRCD11	CRCD10	CRCD9	CRCD8		
Read/Write				F	₹					
After reset	0	0	0	0	0	0	0	0		
Function	CRC calculation result load register [15:8]									

(0827H)

Figure 3.11.18 SPICR register

(a) <CRCD15:0>

The result that is calculated according to the setting; SPICT<CRC16_7_b>,

<CRCRX_TX_B> and <CRCRESET_B>, are loaded in this register.

In case CRC16, all bits are valid. In case CRC7, lower 7 bits are valid.

The flow will be showed to calculate CRC16 of received data for instance by flowchart. Firstly, initialize CRC calculation register by writing <CRCRESET_B> = "1" after set

<CRC16_7_b> = "1", <CRCRX_TX_B> = "0", <CRCRESET_B> = "0".

Next, finish transmitting all bits to calculate CRC by writing data in SPITD register.

Confirming whether receiving is finished or not use SPIST<TEND>.

If SPICR register was read after finish, CRC16 of transmission data can read.

(5) SPITD(SPI transmisson data register)

SPITD register is register for write transmission data.

SPITD Register

SPITD (0830H)

(0831H)

	7	6	5	4	3	2	1	0				
bit Symbol	TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0				
Read/Write		R/W										
After Reset	0	0	0	0	0	0	0	0				
Function	Transmission data register [7:0]											
	15	14	13	12	11	10	9	8				
bit Symbol	TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8				
Read/Write				R/	W							
After Reset	0	0	0	0	0	0	0	0				
Function	Transmission data register [15:8]											

Figure 3.11.19 SPITD Register

(a) <TXD15:0>

This bit is bit for write transmission data. When read, the last written data is read. The data is overwritten when next data was written with condition of this register does not

empty. In this case, please write after checked the status of RFW.

In case SPICT<UNIT16>= "1", all bits are valid.

In case SPICT<UNIT16>= "0", lower 7 bits are valid.

(6) SPIRD(SPI receiving data register)

SPIRD register is register for read receiving data.

SPIRD Register

SPIRD (0832H)

(0833H)

				o register							
	7	6	5	4	3	2	1	0			
bit Symbol	RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0			
Read/Write		R									
After Reset	0	0	0	0	0	0	0	0			
Function	Receive data register [7:0]										
	15	14	13	12	11	10	9	8			
bit Symbol	RXD15	RXD14	RXD13	RXD12	RXD11	RXD10	RXD9	RXD8			
Read/Write				F	?						
After Reset	0	0	0	0	0	0	0	0			
Function	Receive data register [15:8]										

Figure 3.11.20 SPIRD Register

(a) <RXD15:0>

SPIRD register is register for reading receiving data. Please read after checked status of RFK

In case SPICT<UNIT16> = "1", all bits are valid.

In case SPICT<UNIT16> = "0", lower 7 bits are valid.

(7) SPITS (SPI receiving data shift register)

SPITS register change transmission data to serial. This register is used for confirming changing condition when LSI test.

SPITS Register

SPITS (0834H)

	7	6	5	4	3	2	1	0			
bit Symbol	TSD7	TSD6	TSD5	TSD4	TSD3	TSD2	TSD1	TSD0			
Read/Write				F	₹						
After Reset	0	0	0	0	0	0	0	0			
Function	Transmit data shift register [7:0]										
	15	14	13	12	11	10	9	8			
bit Symbol	TSD15	TSD14	TSD13	TSD12	TSD11	TSD10	TSD9	TSD8			
Read/Write	R										
After Reset	0	0	0	0	0	0	0	0			
Function	Transmit data shift register [15:8]										

(0835H)

Figure 3.11.21 SPITS Register

(a) <TSD15:0>

This register is register for reading the status of transmission data shift register.

In case SPICT<UNIT16>= "1", all bits are valid.

In case SPICT<UNIT16>= "0", lower 8 bits are valid.

TOSHIBA

(8) SPIRS(SPI receive data shift register)

SPIRS register is register for reading receive data shift register.

SPIRS Register

SPIRS (0836H)

	7	6	5	4	3	2	1	0			
bit Symbol	RSD7	RSD6	RSD5	RSD4	RSD3	RSD2	RSD1	RSD0			
Read/Write				F	₹						
After Reset	0	0	0	0	0	0	0	0			
Function		Receive data shift register [7:0]									
	15	14	13	12	11	10	9	8			
bit Symbol	RSD15	RSD14	RSD13	RSD12	RSD11	RSD10	RSD9	RSD8			
Read/Write	R										
After Reset	0	0	0	0	0	0	0	0			
function	Receive data shift register [15:8]										

(0837H)

Figure 3.11.22 SPIRS Register

(a) <RSD15:0>

This register is register for reading the status of receives data shift register. In case SPICT<UNIT16>= "1", all bits are valid.

In case SPICT<UNIT16>="0", lower 7 bits are valid.

3.11.3 Operation timing

Following examples show operation timing.

• Setting condition 1:

Transmission in UNIT=8bit, LSB first




Figure 3.11.23 Transmission timing

In above condition, SPIST<RFW> flag is set to "0" just after wrote transmission data. When data of SPITD register finish shifting to transmission register (SPITS), SPIST<RFW> is set to "1", it is informed that can write next transmission data, start transmission clock and data from SPCLK pin and SPDO pin at same time with inform.

In this case, SPIIS, SPIIR change and INTSPI interrupt generate by synchronization to rising of SPIST<RFW> flag. When SPIIR register is setting to "1", interrupt is not generated even if SPIST<RFW> was set to "1".

When finish transmission and lose data that must to transmit to SPITD register and SPITS register, transmission data and clock are stopped by setting "1" to SPIST<TEND>, and INTSPI interrupt is generated at same time. In this case, if SPIST<TEND> is set to "1" at different interrupt source, INTSPI is not generated. Therefore must to clear SPIIS<RFW> to "0".

• Setting condition 2:

UNIT transmission in UNIT = 8bit, LSB first




Figure 3.11.24 UNIT receiving (SPICT<RXUEN>=1)

If set SPICT<RXUEN> to "1" without valid receiving data to SPIRD register (SPIST<RFR>="0"), UNIT receiving is started. When receiving is finished and stored receiving data to SPIRD register, SPIST<RFR> flag is set to "1", and inform that can read receiving data. Just after read SPIRD register, SPIST<RFR> flag is cleared to "0" and it start receiving next data automatically.

If be finished UNIT receiving, set SPICT<RXUEN> to "0" after confirmed that SPIST<RFR> was set to "1".

Setting condition 3:
 Sequential receiving in UNIT=8 bit, LSB first




Figure 3.11.25 continuous receiving (SPICT<RXWEN>=1)

If set SPICT<RXWEN> to "1" without valid receiving data in SPIRD register (SPIST<RFR>=0), sequential receiving is started. When first receiving is finished and stored receiving data to SPIRD register, SPIST<RFR> flag is set to "1", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to SPIRD and SPIRS registers If finished sequential receiving, set SPICT<RXWEN> to "0" after confirmed that SPIST<REND> was set to "1".

• Setting condition 4:

Transmission by using micro DMA in UNIT=8bit, LSB first




Figure 3.11.26 Micro DMA transmission (transmission)

If all bits of SPIIE register are "0" and SPICT<DMAERFW> is "1", transmission is started by writing transmission data to SPITD register.

If data of SPITD register is shifted to SPITS register and SPIST<RFW> is set to "1" and can write next transmission data, INTSPI interrupt (RFW interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.

Setting condition 5: Receiving by using micro DMA in UNIT=8bit, LSB first




Figure 3.11.27 Micro DMA transmission (UNIT receiving (SPICT<RFUEN>=1))

If all bits of SPIIE register is "0" and SPICT<DMAERFR> is "1", UNIT receiving is started by setting SPICT<RXUEN> to "1". If receiving data is stored to SPIRD register and can read receiving data, INTSPI interrupt (RFR interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.

3.11.4 Example

Following is discription of SPIDCC setting method.

(1) UNIT transmission

This example show case of transmission is executed by following setting, and it is generated INTSPI interrupt by finish transmission.

UNIT: 8bit LSB first

Baud rate: fsys/8

Synchronous clock edge: Rising

Setting expample

```
ld
        (pkfc), 0xf0
                            ; Port setting PK4: SPDI, PK5: SPDO, PK6:SPCS_B, PK7: SPCLK
                            ; port setting PK4: SPDI, PK5: SPDO, PK6:SPCS_B, PK7: SPCLK
        (pkcr), 0xe0
   ld
                            ; Connection pin enable, SPCS pin output "0", set data length to 8bit
   ldw (spict),0x0080
   ldw (spimd),0x2c43
                            ; System clock enable, baud rate selection: fSYS/8
                            ; LSB first, synchronous clock edge setting: set to Rising
   ld
        (spiie),0x08
                            ; Set to TEND interrupt enable
   ld
        (intespi),0x10
                            ; Set INTSPI interrupt level to 1
                            ; Interrupt enable (iff=0)
   ei
                         ;Confirm that transmission data register doesn't have no transmission data
loop
                            ; <RFW>=1 ?
   bit
        1,(spist)
        z,loop
        (spitd),0x3a
                            ; Write Transmission data and Start transmission
   ld
```




Figure 3.11.28 Example of UNIT transmission

(2) UNIT receiving

This example show case of receiving is executed by following setting, and it is generated INTSPI interrupt by finish receiving.

UNIT: 8bit LSB first

Baud rate selection : f_{SYS}/8 Synchronous clock edge: Rising

Setting example




Figure 3.11.29 Example of UNIT receiving

(3) Sequential transmission


This example show case of transmission is executed by following setting, and it is executed 2byte sequential transmission.

UNIT: 8bit LSB first

Baud rate selection: fsys/8 Synchronous clock edge: Rising

Setting example

; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK (pkfc),0xf0 ld ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK (pkcr),0xe0 ld ; Connection pin enable, SPCS pin "0" output, set data length to 8bit ldw (spict),0x0080 ; System clock enable, baud rate selection: f_{SYS}/8 (spimd),0x2c43 ldw ; LSB first, synchronous clock edge setting: set to Rising loop1: ; Confirm that transmission data register doesn't have no transmission data ; <RFW>=1 ? bit 1,(spist) z,loop1 ; Write transmission data of first byte and start transmission (spitd),0x3a ld ; Confirm that transmission data register doesn't have no-transmission data loop2 bit 1,(spist) ; <RFW>=1 ? z,loop2 (spitd),0x55 ; Write transmission data of second byte ld loop3: ; Confirm that transmission data register doesn't have no-transmission data ; <TEND>=1 ? bit 3,(spist) z,loop3 ; Finish transmission



Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.11.30 Example of sequential transmission

(4) Sequential receiving

This example show case of receiving is executed by following setting, and it is executed 2byte sequential receiving.

UNIT: 8bit LSB first

ld

w(spird)

Baud rate selection: fsys/8 Synchronous clock edge: Rising

Setting example ld (pkfc),0xf0 ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK ld (pkcr),0xe0 ; Connection pin enable, SPCS pin output "0", set data length to 8bit ldw (spict),0x0080 ldw (spimd),0x2c43 ; System clock enable, baud rate selection: f_{SYS}/8 ; LSB first, synchronous clock edge setting: set to Rising 0x01,(spict) ; Start sequential receiving set ; Confirm that receiving data register has receiving data of first byte loop1: ; <RFR>=1 ? bit 0,(spist) z,loop1 jr loop2: ; Confirm that receiving data register has receiving data of second byte ; <REND>=1 ? bit 2,(spist) jr z,loop2 0x01,(spict) ; Sequential receiving disable res ld a,(spird) ; Read receiving data of first byte loop3: ; Confirm that receiving data of second byte is shifted from receiving data shift register to receiving data register ; <RFR>=1 ? bit 0,(spist) z,loop3

; Read receiving data of second byte




Figure 3.11.31 Example of sequential receiving

TOSHIBA

(5) Sequeintial Transmission by using micro DMA

This example show case of sequential transmission of 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first

nop

Baud rate: fsys/8

Synchronous clock edge: Rising

Setting example

```
Main routine
;-- micro DMA setting --
   ld
        (dma0v),0x2a
                                      ; Set micro DMA0 to INTSPI
   ld
        wa,0x0003
                                      ; Set number of micro DMA transmission to that number -1 (third time)
        dmac0,wa
   ldc
        a.0x08
                                      ; micro DMA mode setting: source INC mode, 1 byte transfer
   ld
        dmam0,a
   ldc
        xwa,0x806000
                                      ; Set source address
   ld
   ldc
        dmas0,xwa
        xwa,0x830
                                      ; Set source address to SPITD register
   ld
        dmad0,xwa
   ldc
;-- SPIC setting --
   ld
        (pkfc),0xf0
                                      ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK
                                      ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK
        (pkcr),0xe0
   ld
                                       ; Connection pin enable, SPCS pin output "0", set data length to 8bit
   ldw
         (spict),0x0080
         (spimd),0x2c43
                                      ; System clock enable, baud rate selection: f<sub>SYS</sub>/8
   ldw
                                      ; LSB first, synchronous clock edge setting: set to Rising
        (spiie),0x00
   ld
                                       ;Set to interrupt disable
                                      ; Set micro DMA operation by RFW to enable
         1,(spict+1)
   set
        (intetc01),0x01
                                       ; Set INTTC0 interrupt level to 1
   ld
                                       ; Interrupt enable (iff=0)
   ei
loop1:
                                      ; Confirm that transmission data register doesn't have no transmission data
                                      ; <RFW>=1 ?
   bit
        1,(spist)
   jr
        z,loop1
   ld
        (spitd),0x3a
                                      ; Write Transmission data and Start transmission
Interrupt routine (INTTC0)
loop2:
                                      ; <RFW> = 1?
   bit
        1,(spist)
        z,loop2
   ir
   bit
        3,(spist)
                                      ; <TEND> = 1 ?
   jr
        z,loop2
```

(6) UNIT receiving by using micro DMA

This example show case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first

Baud rate: fsys/8

Synchronous clock edge: Rising

Setting example

Main routine

;-- micro DMA setting --

ld (dma0v),0x2a ; Set micro DMA0 to INTSPI

ld wa,0x0003 ; Set number of micro DMA transmission to that number -1 (third time)

ldc dmac0,wa

ld a,0x00 ; micro DMA mode setting: source INC mode, 1 byte transfer

ldc dmam0,a

ld xwa,0x832 ; Set source address to SPIRD register

ldc dmas0,xwa

ld xwa,0x807000 ; Set source address

ldc dmad0,xwa

;-- SPIC setting --

ld (pkfc),0xf0 ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK ld (pkcr),0xe0 ; Port setting PK4:SPDI, PK5:SPDO, PK6:SPCS_B, PK7:SPCLK

Idw (spict),0x0080 ; Connection pin enable, SPCS pin output "0", set data length to 8bit

 $ldw \quad (spimd), 0x2c43 \qquad \qquad ; \ System \ clock \ enable, \ baud \ rate \ selection: \ f_{SYS}/8$

; LSB first, synchronous clock edge setting: set to Rising

ld (spiie),0x00 ; Set to interrupt disable

set 0,(spict+1) ; Set micro DMA operation by RFR to enable

ld (intetc01),0x01 ; Set INTTC0 interrupt level to 1

ei ; Interrupt enable (iff=0)

set 0x0,(spict) ; Start UNIT receiving

Interrupt routine (INTTC0)

loop2: ; Wait receiving finish case of UNIT receiving

bit 0,(spist); $\langle RFR \rangle = 1$?

jr z,loop2

res 0,(spict) ; UNIT receiving disable

Id a,(spird) ; Read last receiving data

nop

3.12 Analog/Digital Converter

The TMP92CA25 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 4-channel analog input.

Figure 3.12.1 is a block diagram of the AD converter. The 4-channel analog input pins (AN0 to AN3) are shared with the input only port G so they can be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, in order to reduce power consumption, the system may enter a stand-by mode with some timings even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.12.1 Block Diagram of AD Converter

3.12.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1 and ADMOD2. The four AD conversion data result registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion.

Figure 3.12.2 shows the registers related to the AD converter.





Figure 3.12.2 AD Converter Related Register



AD Mode Control Register 2

7 6 5 3 2 0 1 ADMOD2 **ADTRGE** Bit symbol (12BAH) Read/Write R/W After reset 0 0 0 0 0 0 0 Always Function Always Always Always Always Always Always AD external write "0" trigger start control 0: Disable 1: Enable AD conversion start control by external trigger (ADTRG input) 0 Disabled Enabled

Note: As pin AN3 also functions as the \overline{ADTRG} input pin, do not set <ADCH1:0> = "11" when using \overline{ADTRG} with < ADTRGE > set to "1".

Figure 3.12.3 AD Converter Related Register

AD Conversion Result Register 0 Low

ADREGOL (12A0H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR01	ADR00						ADR0RF
Read/Write	R							R
After reset	Undefined							0
Function		er 2 bits of sion result.						AD conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 0 High

ADREG0H (12A1H)

	7	6	5	4	3	2	1	0			
Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02			
Read/Write		R									
After reset		Undefined									
Function		Stores upper 8 bits of AD conversion result.									

AD Conversion Result Register 1 Low


ADREG1L (12A2H)

		7	6	5	4	3	2	1	0
- [Bit symbol	ADR11	ADR10						ADR1RF
	Read/Write	R							R
	After reset	Undefined							0
	Function	Stores lower 2 bits of AD conversion result.							AD conversion result flag 1: Conversion result stored

AD Conversion Result Register 1 High

ADREG1H (12A3H)

	7	6	5	4	3	2	1	0				
Bit symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12				
Read/Write		R										
After reset		Undefined										
Function		Stores upper 8 bits of AD conversion result.										



- Bits 5 to 1 are always read as 1.
- Bit0 is the AD conversion data storage flag <ADRxRF>.
 When the AD conversion result is stored, the flag is set to
 When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.12.4 AD Converter Related Registers

AD Conversion Result Register 2 Low

ADREG2L (12A4H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR21	ADR20						ADR2RF
Read/Write	F	₹						R
After reset	Unde	efined						0
Function		er 2 bits of sion result.						AD conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 2 High

ADREG2H (12A5H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
Read/Write	R							
After reset	Undefined							
Function		Stores upper 8 bits of AD conversion result.						

AD Conversion Result Register 3 Low


ADREG3L (12A6H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR31	ADR30						ADR3RF
Read/Write	F	₹						R
After reset	Unde	efined						0
Function		er 2 bits of sion result.						AD conversion data storage flag 1: Conversion result stored

AD Conversion Result Register 3 High

ADREG3H (12A7H)

	7	6	5	4	3	2	1	0
Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
Read/Write	R							
After reset	Undefined							
Function		Stores upper 8 bits of AD conversion result.						



- Bits 5 to 1 are always read as 1.
- Bit0 is the AD conversion data storage flag <ADRxRF>.
 When the AD conversion result is stored, the flag is set to
 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.12.5 AD Converter Related Registers

3.12.2 Description of Operation

(1) Analog reference voltage

A high level analog reference voltage is applied to the VREFH pin; a low level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depending on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMODO<SCAN> = 0)
 Setting ADMOD1<ADCH1:0> selects one of the input pins AN0 to AN3 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1)
 Setting ADMOD1<ADCH1:0> selects one of the four scan modes.

Table 3.12.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH1:0> is initialized to 00. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

<adch1:0></adch1:0>	Channel Fixed <scan> = "0"</scan>	Channel Scan <scan> = "1"</scan>
00	AN0	AN0
01	AN1	AN0 → AN1
10	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
11	AN3	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$

Table 3.12.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register "0" or ADMOD2<ADTRGE> in AD mode control register 2, and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

1. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

2. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to 1, ADMOD0<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

3. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

4. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases 3. and 4.), write a 0 to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases 3. and 4.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases 1. and 2.), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.12.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.12.2 Relationship between AD Conversion Modes and Interrupt Requests

Mode	Interrupt Request	ADMOD0			
Iviode	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>	
Channel fixed single conversion mode	After completion of conversion	Х	0	0	
Channel scan single conversion mode	After completion of scan conversion	Х	0	1	
Channel fixed repeat	Every conversion	0	1	0	
conversion mode	Every fourth conversion	1	ı	U	
Channel scan repeat conversion mode scan conversion		Х	1	1	

X: Don't care

(5) AD conversion time

84 states (8.4 µs at fSYS = 20 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion. (ADREG0H/L to ADREG3H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0, AN1, AN2, AN3 and AN4 conversion results are stored in ADREG0H/L, ADREG1H/L, ADREG2H/L and ADREG3H/L respectively.

Table 3.12.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Consequence solves in an end of the contract and the contract in the						
	AD Conversion Result Register					
Analog Input Channel (Port G)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0 1="" =="">)</itm0>				
AN0	ADREG0H/L	ADREG0H/L ←				
AN1	ADREG1H/L	↓ ADREG1H/L I				
AN2	ADREG2H/L	↓ ADREG2H/L				
AN3	ADREG3H/L	↓ ADREG3H/L —				

Table 3.12.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to 0.


Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

TOSHIBA

Setting example:

 Convert the analog input voltage on the AN3 pin and write the result to memory address 2800H using the AD interrupt (INTAD) processing routine.

Main routine:



2. This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using channel scan repeat conversion mode.

```
INTE0AD
                                                 Disable INTAD.
ADMOD1
                     1
                        0
                            0
                               0
                                  0
                                      1
                                          0
                                                 Set pins AN0 to AN2 to be the analog input channels.
ADMOD0
                Χ
                    Χ
                            0
                               0
                                                 Start conversion in channel scan repeat conversion mode.
                        0
X: Don't care, -: No change
```

3.13 Watchdog Timer (Runaway detection timer)

The TMP92CA25 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

(The level of external \overline{RESET} pin is not changed.)

3.13.1 Configuration

Figure 3.13.1 is a block diagram of the watchdog timer (WDT).




Figure 3.13.1 Block Diagram of Watchdog Timer

Note: Care must be exercised in the overall design of the apparatus since the watchdog timer may fail to function correctly due to external noise, etc.

3.13.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD<WDTP1:0> has elapsed. The watchdog timer must be cleared to zero in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt, and in this case it is possible to return the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP mode. The watchdog timer counter continues counting during bus release (when BUSAK goes low).

When the device is in IDLE2 mode, the operation of the WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22-stage binary counter which uses the clock ϕ (2/f_{IO}) as the input clock. The binary counter can output $2^{15}/f_{IO}$, $2^{17}/f_{IO}$, $2^{19}/f_{IO}$ and $2^{21}/f_{IO}$.




Figure 3.13.2 Normal Mode

The runaway detection result can also be connected to the reset pin internally.

In this case, the reset time will be between 22 and 29 system clocks (35.2 to $46.4\,\mu s$ at fOSCH = 40 MHz) as shown in Figure 3.13.3. After a reset, the fIO clock is fFPH/4, where fFPH is generated by dividing the high-speed oscillator clock (fOSCH) by sixteen through the clock gear function.




Figure 3.13.3 Reset Mode

3.13.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD<WDTP1:0> = 00.

The detection time for WDT is 2¹⁵/f_{IO} [s]. (The number of system clocks is approximately 65,536.)

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

• Enable control

Set WDMOD<WDTE> to 1.

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

```
WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).
```

Note1: If the disable control is used, set the disable code (B1H) to WDCR after writing the clear code (4EH) once. (Please refer to setting example.)

Note2: If the watchdog timer setting is changed, change setting after setting to disable condition once.




Figure 3.13.4 Watchdog Timer Mode Register




Figure 3.13.5 Watchdog Timer Control Register

3.14 Real Time Clock (RTC)

3.14.1 Function Description for RTC

- 1) Clock function (hour, minute, second)
- 2) Calendar function (month and day, day of the week, and leap year)
- 3) 24- or 12-hour (AM/PM) clock function
- 4) +/-30 s adjustment function (by software)
- 5) Alarm function (alarm output)
- 6) Alarm interrupt generate

3.14.2 Block Diagram




Figure 3.14.1 RTC Block Diagram

Note 1: Western calendar year column:

This product uses only the final two digits of the year. Therefore, the year following 99 is 00 years. In use, please take into account the first two digits when handling years in the western calendar.

Note 2: Leap year:

A leap year is divisible by 4, but the exception is any leap year which is divisible by 100; this is not considered a leap year. However, any year which is divisible by 400, is a leap year. This product does not take into account the above exceptions. Since this product accounts only for leap years divisible by 4, please adjust the system for any problems.

3.14.3 Control Registers

Table 3.14.1 PAGE 0 (Clock function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H		40 sec	20 sec	10 sec	8 sec	4 sec	2 sec	1 sec	Second column	R/W
MINR	1321H		40 min	20 min	10 min	8 min	4 min	2 min	1 min	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H						W2	W1	WO	Day of the week column	R/W
DATER	1324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H				Oct.	Aug.	Apr.	Feb.	Jan.	Month column	R/W
YEARR	1326H	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (Lower two columns)	R/W
PAGER	1327H	Interrupt enable			Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset		Always v	write "0"		Reset register	W only

Note: When reading SECR, MINR, HOURR, DAYR, MONTHR and YEARR of PAGE0, the current state is read.

Table 3.14.2 PAGE 1 (Alarm function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H										R/W
MINR	1321H		40 min	20 min	10 min	8 min	4 min	2 min	1 min	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H						W2	W1	WO	Day of the week column	R/W
DATER	1324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H								24/12	24-hour clock mode	R/W
YEARR	1326H							LEAP1	LEAP0	Leap-year mode	R/W
PAGER	1327H	Interrupt enable			Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset		Always	write "0"		Reset register	W only

Note: When reading SECR, MINR, HOURR, DAYR, MONTHR, YEARR of PAGE1, the current state is read.

3.14.4 Detailed Explanation of Control Register

RTC is not initialized by system reset.

Therefore, all registers must be initialized at the beginning of the program.

(1) Second column register (for PAGE0 only)

SECR (1320H)

	7	6	5	4	3	2	1	0
Bit symbol		SE6	SE5	SE4	SE3	SE2	SE1	SE0
Read/Write					R/W			
After reset					Undefined			
Function	"0" is read.	40 sec. column	20 sec. column	10 sec. column	8 sec. column	4 sec. column	2 sec. column	1 sec. column

0	0	0	0	0	0	0	0 sec
0	0	0	0	0	0	1	1 sec
0	0	0	0	0	1	0	2 sec
0	0	0	0	0	1	1	3 sec
0	0	0	0	1	0	0	4 sec
0	0	0	0	1	0	1	5 sec
0	0	0	0	1	1	0	6 sec
0	0	0	0	1	1	1	7 sec
0	0	0	1	0	0	0	8 sec
0	0	0	1	0	0	1	9 sec
0	0	1	0	0	0	0	10 sec
			:				
0	0	1	1	0	0	1	19 sec
0	1	0	0	0	0	0	20 sec
			:				
0	1	0	1	0	0	1	29 sec
0	1	1	0	0	0	0	30 sec
		_	:	_	_	_	_
0	1	1	1	0	0	1	39 sec
1	0	0	0	0	0	0	40 sec
		_	:	_	_	_	
1	0	0	1	0	0	1	49 sec
1	0	1	0	0	0	0	50 sec
			:				
1	0	1	1	0	0	1	59 sec
-							

Note: Do not set data other than as shown above.

(2) Minute column register (for PAGE0/1)

MINR (1321H)

	7	6	5	4	3	2	1	0
Bit symbol		MI6	MI5	MI4	MI3	MI2	MI1	MIO
Read/Write					R/W			
After reset					Undefined			
Function	"0" is read.	40 min column	20 min column	10 min column	8 min column	4 min column	2 min column	1 min column

0	0	0	0	0	0	0	0 min
0	0	0	0	0	0	1	1 min
0	0	0	0	0	1	0	2 min
0	0	0	0	0	1	1	3 min
0	0	0	0	1	0	0	4 min
0	0	0	0	1	0	1	5 min
0	0	0	0	1	1	0	6 min
0	0	0	0	1	1	1	7 min
0	0	0	1	0	0	0	8 min
0	0	0	1	0	0	1	9 min
0	0	1	0	0	0	0	10 min
			:				
0	0	1	1	0	0	1	19 min
0	1	0	0	0	0	0	20 min
			:				
0	1	0	1	0	0	1	29 min
0	1	1	0	0	0	0	30 min
			:				
0	1	1	1	0	0	1	39 min
1	0	0	0	0	0	0	40 min
			:				
1	0	0	1	0	0	1	49 min
1	0	1	0	0	0	0	50 min
			:				
1	0	1	1	0	0	1	59 min

Note: Do not set data other than as shown above.

(3) Hour column register (for PAGE0/1)

1. In 24-hour clock mode (MONTHR<MO0> = "1")

HOURR (1322H)

	7	6	5	4	3	2	1	0
Bit symbol			HO5	HO4	HO3	HO2	HO1	HO0
Read/Write					R/	W		
After reset					Unde	fined		
Function	"0" is	read.	20 hours column	10 hours column	8 hours column	4 hours column	2 hours column	1 hour column

0	0	0	0	0	0	0 o'clock
0	0	0	0	0	1	1 o'clock
0	0	0	0	1	0	2 o'clock
		:				
0	0	1	0	0	0	8 o'clock
0	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock
		:				
0	1	1	0	0	1	19 o'clock
1	0	0	0	0	0	20 o'clock
	•	:		•		
1	0	0	0	1	1	23 o'clock

Note: Do not set data other than as shown above.

2. In 12-hour clock mode (MONTHR<MO0> ="0")

HOURR (1322H)

	7	6	5	4	3	2	1	0
Bit symbol			HO5	HO4	HO3	HO2	HO1	HO0
Read/Write					R/	W		
After reset					Unde	fined		
Function	"0" is	read.	PM/AM	10 hours column	8 hours column	4 hours column	2 hours column	1 hour column

0	0	0	0	0	0	0 o'clock (AM)
0	0	0	0	0	1	1 o'clock
0	0	0	0	1	0	2 o'clock
			:			_
0	0	1	0	0	1	9 o'clock
0	1	0	0	0	0	10 o'clock
0	1	0	0	0	1	11 o'clock
1	0	0	0	0	0	0 o'clock (PM)
1	0	0	0	0	1	1 o'clock

Note: Do not set data other than as shown above.

(4) Day of the week column register (for PAGE0/1)

DAYR (1323H)

	7	6	5	4	3	2	1	0
Bit symbol						WE2	WE1	WE0
Read/Write							R/W	
After reset							Undefined	
Function			"0" is read.			W2	W1	W0

0	0	0	Sunday
0	0	1	Monday
0	1	0	Tuesday
0	1	1	Wednesday
1	0	0	Thursday
1	0	1	Friday
1	1	0	Saturday

Note: Do not set data other than as shown above.

(5) Day column register (PAGE0/1)

DATER (1324H)

	7	6	5	4	3	2	1	0
Bit symbol			DA5	DA4	DA3	DA2	DA1	DA0
Read/Write					R/	W		
After reset					Unde	fined		
Function	"0" is read.		Day 20	Day 10	Day 8	Day 4	Day 2	Day 1

0	0	0	0	0	0	0
0	0	0	0	0	1	1st day
0	0	0	0	1	0	2nd day
0	0	0	0	1	1	3rd day
0	0	0	1	0	0	4th day
		:				
0	0	1	0	0	1	9th day
0	1	0	0	0	0	10th day
0	1	0	0	0	1	11th day
		:				•
0	1	1	0	0	1	19th day
1	0	0	0	0	0	20th day
		:				
1	0	1	0	0	1	29th day
1	1	0	0	0	0	30th day
1	1	0	0	0	1	31st day
·	·	·				

Note1: Do not set data other than as shown above.

Note2: Do not set for non-existent days (e.g.: 30th Feb).

(6) Month column register (for PAGE0 only)

MONTHR (1325H)

	7	6	5	4	3	2	1	0
Bit symbol				MO4	MO4	MO2	MO1	MO0
Read/Write						R/W		
After reset						Undefined		
Function		"0" is read.		10 months	8 months	4 months	2 months	1 month

0	0	0	0	1	January
0	0	0	1	0	February
0	0	0	1	1	March
0	0	1	0	0	April
0	0	1	0	1	May
0	0	1	1	0	June
0	0	1	1	1	July
0	1	0	0	0	August
0	1	0	0	1	September
1	0	0	0	0	October
1	0	0	0	1	November
1	0	0	1	0	December

Note: Do not set data other than as shown above.

(7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

MONTHR (1325H)

		7	6	5	4	3	2	1	0	
2	Bit symbol								MO0	
	Read/Write								R/W	
	After reset								Undefined	
	Function		"O" in road						1: 24-hour	
					"0" is read.					

(8) Year column register (for PAGE0 only)

YEARR (1326H)

	7	6	5	4	3	2	1	0	
Bit symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0	
Read/Write		R/W							
After reset		Undefined							
Function	80 years	40 years	20 years	10 years	8 years	4 years	2 years	1 year	

0	0	0	0	0	0	0	0	00 years	
0	0	0	0	0	0	0	1	01 years	
0	0	0	0	0	0	1	0	02 years	
0	0	0	0	0	0	1	1	03 years	
0	0	0	0	0	1	0	0	04 years	
0	0	0	0	0	1	0	1	05 years	
	:								
1	0	0	1	1	0	0	1	99 years	

Note: Do not set data other than as shown above.

(9) Leap year register (for PAGE1 only)

YEARR (1326H)

	7	6	5	4	3	2	1	0
Bit symbol							LEAP1	LEAP0
Read/Write							R.	W
After reset			Unde	efined				
Function			"0" is	read.			00: Leap ye 01: One ye leap ye 10: Two ye leap ye 11: Three y leap ye	ar after ar ars after ar vears after

0	0	Current year is a leap year
0	1	Current year is the year following a leap year
1	0	Current year is two years after a leap year
1	1	Current year is three years after a leap year

(10) Setting PAGE register (for PAGE0/1)

PAGER (1327H)

Read-modify-write instruction is prohibited.

		_						
	7	6	5	4	3	2	1	0
Bit symbol	INTENA			ADJUST	ENATMR	ENAALM		PAGE
Read/Write	R/W			W	R	W		R/W
After reset	0			Undefined	Unde	efined		Undefined
Function	INTRTC			0: Don't care	Clock	ALARM		PAGE
	0: Disable	"0" is	"0" is read.		0: Disable	0: Disable	"0" is read.	selection
	1: Enable			1: Adjust	1: Enable	1: Enable		

Note: Please keep the setting order below of <ENATMR>, <ENAAML> and <INTENA>. Set different times for Clock/Alarm setting and interrupt setting.

(Example) Clock setting/Alarm setting

ld (pager), 0ch : Clock, Alarm enable

ld (pager), 8ch : Interrupt enable

DAGE	0	Select Page0
FAGL	1	Select Page1

	0	Don't care
	1	Adjust sec. counter.
ADJUST		When this bit is set to "1" the sec. counter becomes "0" when the value of the sec. counter is $0-29$. When the value of the sec. counter is $30-59$, the min. counter is carried and sec. counter becomes "0". Output Adjust signal during 1 cycle of f_{SYS} . After being adjusted once, Adjust is released automatically. (PAGE0 only)

(11) Setting reset register (for PAGE0/1)

RESTR (1328H) Read-modify write-instructio n is prohibited.

	(11) DC0	(11) Detailing Tester register (for 11) and (1)											
		7	6	5	4	3	2	1	0				
	Bit symbol	DIS1Hz	DIS16Hz	RSTTMR	RSTALM	_	-	-	_				
Read/Write W													
	After reset				Unde	fined							
io d.	Function	1Hz 0: Enable	16Hz 0: Enable	1:Clock reset	1: Alarm reset	Always write "0"							
		1: Disable	1: Disable										

RSTALM	0	Unused
KSTALIVI	1	Reset alarm register

RSTTMR	0	Unused
KSTTWK	1	Reset counter

<dis1hz></dis1hz>	<dis1hz></dis1hz>	(PAGER) <enaalm></enaalm>	Source signal	
1	1	1	Alarm	
0	1	0	1Hz	
1	0	0	16Hz	
	Output "0"			

3.14.5 Operational description

(1) Reading clock data

1. Using 1Hz interrupt

1Hz interrupt and the count up of internal data synchronize. Therefore, data can read correctly if reading data after 1Hz interrupt occurred.

2. Using two times reading

There is a possibility of incorrect clock data reading when the internal counter carries over. To ensure correct data reading, please read twice, as follows:




Figure 3.14.2 Flowchart of clock data read

(2) Writing clock data

When a carry over occurs during a write operation, the data cannot be written correctly. Please use the following method to ensure data is written correctly.

1. Using 1Hz interrupt

1Hz interrupt and the count up of internal data synchronize. Therefore, data can write correctly if writing data after 1Hz interrupt occurred.

2. Resetting a counter

There are 15-stage counter inside the RTC, which generate a 1Hz clock from 32,768 KHz. The data is written after reset this counter.

However, if clearing the counter, it is counted up only first writing at half of the setting time, first writing only. Therefore, if setting the clock counter correctly, after clearing the counter, set the 1Hz-interrupt to enable. And set the time after the first interrupt (occurs at 0.5Hz) is occurred.




Figure 3.14.3 Flowchart of data write

2. Disabling the clock

A clock carry over is prohibited when "0" is written to PAGER<ENATMR> in order to prevent malfunction caused by the Carry hold circuit. While the clock is prohibited, the Carry hold circuit holds a one sec. carry signal from a divider. When the clock becomes enabled, the carry signal is output to the clock, the time is revised and operation continues. However, the clock is delayed when clock-disabled state continues for one second or more. Note that at this time system power is down while the clock is disabled. In this case the clock is stopped and clock is delayed.




Figure 3.14.4 Flowchart of Clock disable

3.14.6 Explanation of the interrupt signal and alarm signal

The alarm function used by setting the PAGE1 register and outputting either of the following three signals from $\overline{\text{ALARM}}$ pin by writing "1" to PAGER<PAGE>. INTRTC outputs a 1-shot pulse when the falling edge is detected. RTC is not initialized by RESET. Therefore, when the clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).

- (1) When the alarm register and the clock correspond, output "0".
- (2) 1Hz Output clock.
- (3) 16Hz Output clock.
- (1) When the alarm register and the clock correspond, output "0"

When PAGER<ENAALM>= "1", and the value of PAGE0 clock corresponds with PAGE1 alarm register, output "0" to ALARM pin and generate INTRTC.

The methods for using the alarm are as follows:

Initialization of alarm is done by writing "1" to RESTR<RSTALM>. All alarm settings become Don't care. In this case, the alarm always corresponds with value of the clock, and if PAGER<ENAALM> is "1", INTRTC interrupt request is generated.

Setting alarm min., alarm hour, alarm date and alarm day is done by writing data to the relevant PAGE1 register.

When all setting contents correspond, RTC generates an INTRTC interrupt if PAGER<INTENA><ENAALM> is "1". However, contents which have not been set up (don't care state) are always considered to correspond.

Contents which have already been set up, cannot be returned independently to the Don't care state. In this case, the alarm must be initialized and alarm register reset.

The following is an example program for outputting an alarm from \overline{ALARM} -pin at noon (PM12:00) every day.

```
(PAGER), 09H
  LD
                                        Alarm disable, setting PAGE1
  LD
           (RESTR), D0H
                                        Alarm initialize
  LD
           (DAYR), 01H
                                        W0
           (DATAR),01H
  LD
                                         1 day
  LD
           (HOURR), 12H
                                         Setting 12 o'clock
  LD
           (MINR), 00H
                                         Setting 00 min
                                         Set up time 31 µs (Note)
  LD
           (PAGER), 0CH
                                         Alarm enable
( LD
           (PAGER), 8CH
                                         Interrupt enable)
```

When the CPU is operating at high frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30us) for the time register setting to become valid. In the above example, it is necessary to set 31us of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.

(2) With 1Hz output clock

RTC outputs a clock of 1Hz to ALARM pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "0", <DIS16HZ>= "1". RTC also generates an INTRC interrupt on the falling edge of the clock.

(3) With 16Hz output clock

RTC outputs a clock of 16Hz to $\overline{\text{ALARM}}$ pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "1", <DIS16HZ>= "0". RTC also generates INTRC an interrupt on the falling edge of the clock.

3.15 LCD Controller

This LSI incorporates two types of liquid crystal display driving circuit for controlling LCDs. One circuit supports an internal RAM LCD driver that can store display data in the LCD driver itself, and the other circuit supports a shift-register type (SR mode) LCD driver that must serially transfer the display data to the LCD driver for each display picture.

It is possible for SR type to use PAN function which is shifted the display without rewriting display data.

1) Shift register type LCD driver control mode (SR mode)

Before setting start register, set the mode of operation, the start address of source data save memory and LCD size to control register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory.

The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD7to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After display data reading from RAM is completed, the LCDC cancels the bus release request and the CPU will re-start. It is possible to read the data from display memory at high-speed by FIFO buffer. And it is possible to transfer from LCD-driver-bus corresponded to the AC-standard of connected LCD driver.

In the TMP92CA25, SRAM and SDRAM burst mode can be used for the display RAM. 10-Kbytes of internal RAM are available for use as display RAM. As internal SRAM access is very fast (32-bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum, enabling LCDC DMA. In addition, it can decrease much power consumption during displaying by using internal SRAM. It is possible to display 320×240(QVGA size at max size) using internal SRAM.

2) Internal RAM LCD driver control mode (RAM mode)

Data transmission to the LCD driver is executed CPU command. After setting operation mode to control register, when CPU command is executed the LCDC outputs chip select signal to the LCD driver connected externally by control pin (LCPO etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU command.

This mode supports random-access-type and sequential-access-type.

3.15.1 LCDC features by Mode

The various features and pin operations of are as follows.

Table 3.15.1 LCDC features by Mode (example: using TOSHIBA LCD driver)

		Shift Register Type LCD Driver Control Mode	RAM Built-in Type
	LCD driver	STN	LCD Driver Control Mode
Display	color	Monochrome	Depends on LCD driver
The number of picture elements which can be handled		Monochrome, 4-, 8- and16-level grayscale Row (Common): 64, 120, 128, 160, 200, 240, 320, 480 Column (Segment): 64, 128, 160, 240, 320, 480, 640	Depends on LCD driver
_	Data bus width RAM, SDRAM)	16 bits, 32 bits (Internal RAM)	Depends on CS/WAIT controller
	Data bus width nation: LCD driver)	4 bits, 8 bits	(Same as normal memory access)
(at t	um transmission rate $f_{SYS} = 20 \text{ [MHz]}$	12.5 ns/byte at Internal RAM 25 ns/byte at external SRAM, 50 ns/byte at external SRAM,	-
	Pan function	Available to use	Depends on LCD driver
	LCD data bus LD7 to LD0	Connect to data bus of LCD driver. 8-bit LD7 to LD0 4-bit LD3 to LD0	Not used
	D7 to D0	Not used	Connect to data bus of LCD driver.
	Bus state R/W	Not used	Connect to \overline{WR} pin of LCD driver.
	Address bus A0	Not used	Connect to D/I pin of LCD driver for distinction of data or instruction.
External pins	LCP0	Shift clock 0 for column LCD driver Connect to CP pin of column LCD driver. LD bus data is latched at falling edge of this signal.	Chip enable signal for column LCD driver Connect to CE pin of 1st column LCD driver.
Exte	LLP	Latch pulse output for column and row LCD driver Connect to LP pin of column and row LCD driver. Display data is renewed to output buffer at rising edge of this signal.	Chip enable signal for column LCD driver Connect to CE pin of 2nd column LCD driver.
	LFR	Alternating signal for LCD display control. Connect to FR pin of LCD driver.	Chip enable signal for column LCD driver Connect to CE pin of 3rd column LCD driver.
	LBCD	Refresh rate signal	Chip enable signal for row LCD driver Connect to LE pin of row LCD driver.

3.15.2 SFRs

LCDMODE0 Register

LCDMODE0 (0840H)

	7	6	5	4	3	2	1	0
Bit symbol	RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	LMODE	INTMODE	LDO1	LDO0
Read/Write	R/W							
After reset	0	0	1	0	0	0	0	0
Function	Display RAM 00: Internal I 01: External 10: SDRAM 11: Internal I	RAM1 SRAM	LD bus trans speed 00: Reserved 01: $2 \times f_{SYS}$ 10: $4 \times f_{SYS}$ 11: $8 \times f_{SYS}$		LCD driver type 0: SR 1: RAM built-in	Interrupt 0: LP 1: BCD	LD bus width control 00: 4bit A_type 01: 4bit B_type 10: 8bit type Others: Reserved	

Note: Only "burst 1clk access" SDRAM access is supported

LCD fFP Register

LCDFFP (0282H)

	7	6	5	4	3	2	1	0			
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0			
Read/Write		R/W									
After reset	0	0	0	0	0	0	0	0			
Function	Setting bit7 to bit0 for fFP										

Divide FRM Register

LCDDVM (0283H)

	7	6	5	4	3	2	1	0		
Bit symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0		
Read/Write		R/W								
After reset	0	0	0	0	0	0	0	0		
Function	Setting DVM bit7 to bit0									

LCD Size Setting Register

LCDSIZE (0843H)

	7	6	5	4	3	2	1	0	
Bit symbol	COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0	
Read/Write	R/W								
After reset	0	0	0	0	0	0	0	0	
Function		Commo	n setting		Segment setting				
	0000: Reserv	ved 0101: 20	0		0000: Reserved 0101: 320				
	0001: 64	0110: 24	0		0001: 64 0110: 480				
	0010: 120 0111: 320				0010: 128 0111: 640				
	0011: 128 1000: 480				0011: 160 Others: Reserved				
	0100: 160	Others: F	Reserved		0100: 240				

LCD Control-0 Register

LCDCTL0 (0844H)

	7	6	5	4	3	2	1	0	
Bit symbol		ALL0	FRMON	-	FP9	MMULCD	FP8	START	
Read/Write		R/	W	R/W		R/W			
After reset		0	0	0	0	0	0	0	
Function		Column data setting 0: Normal 1: All display data "0"	Frame divide 0: Stop 1: Operate	Always write "0"	f _{FP} setting bit9	Built-in RAM type LCD driver 0: Sequential access 1: Random access	f _{FP} setting bit8	LCDC start 0: Stop 1: Start	

LCDC Source Clock Counter Register

LCDSCC (0846H)

	7	6	5	4	3	2	1	0		
Bit symbol	SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0		
Read/Write		R/W								
After reset 0 0 0 0 0						0	0	0		
Function	LCDC source clock counter bit7 to bit0									

	Start	Address Reg	gister	Number	of Common	Register
	H (Bit23 to 16)	M (Bit15 to 8)	L (Bit7 to 1)	H (Bit8)	L (Bit7 to 0)	-
A area	LSARAH (0852H)	LSARAM (0851H)	LSARAL (0850H)	CMNAH (0855H)	CMNAL (0854H)	-
After reset	40H	00H	00H	00H	00H	
B area	LSARBH (0858H)	LSARBM (0857H)	LSARBL (0856H)	CMNBH (085BH)	CMNBL (085AH)	-
After reset	40H	00H	00H	00H	00H	
C area	LSARCH (085EH)	LSARCM (085DH)	LSARCL (085CH)	-	-	-
After reset	40H	00H	00H			

Note: All registers can read-modify-write.

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

	7	6	5	4	3	2	1	0
Bit symbol	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	Depends on external LCD driver specification.							
After reset	Depends on external LCD driver specification.							
Function	Depends on external LCD driver specification.							

Address	Function	Chip Enable Pin
3C0000H to 3CFFFFH	Built-in RAM LCD Driver1	LCP0
3D0000H to 3DFFFFH	Built-in RAM LCD Driver2	LLP
3E0000H to 3EFFFFH	Built-in RAM LCD Driver3	LFR
3F0000H to 3FFFFFH	Built-in RAM LCD Driver4	LBCD

3.15.3 Shift Register Type LCD Driver Control Mode (SR mode)

3.15.3.1 Description of Operation

Set the mode of operation, start address of display memory, grayscale level and LCD size to control registers before setting start register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. After data reading from source data is completed, the LCDC cancels the bus release request and the CPU will restart. The LCDC then transmits LCD size data to the external LCD driver through the LD bus (special data bus only for LCD driver). At this time, the control signals (LCP0 etc.) connected to the LCD driver output the specified waveform which is synchronized with the data transmission.

The LCD controller generates control signals (LFR, LBCD, LLP etc.) from base clock LCDSCC. LCDSCC is the clock generator for the LCD controller, which is generated by system clock fSYS.

This LSI has a special clock generator for the LCDC. Details of LCD frame refresh rate can be set using this special generator. This generator is made from an 8-bit counter and 1/16 speed clock from the system clock.

- Note 1: During display data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance.
- Note 2: This LSI has a 16-Kbyte SRAM, this internal RAM is available for use as display RAM. Internal RAM access is very fast (32-bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum. It can also be used 16bits access mode if using internal RAM. This mode is for internal RAM to use as display RAM effectively.

When using display RAM as SDRAM, set SDRAM size by SDACR2 register of SDRAMC.

Data output width is selectable between 4 bits or 8 bits, and data output sequence selectable between 2 modes.

SR type LCD control setting is described below.

3.15.3.2 Memory Space (Common spec. SR mode and TFT mode)

The LCDC can display an LCD panel image which is divided horizontally into 3 parts; upper, middle and lower. Each area is called A area, B area and C area with the characteristics shown below.

The Start/End address of each area in the physical memory space can be defined in the LCD start/end address registers. C area can be defined only in start address.

A and B areas can be displayed by program and set to enable or not in Start Address register and Row Number register. When the Row Number registers of A and B areas are set to 0, C area takes over all panel space.

When the size of A or B area is greater than the LCD panel, the area of the panel is all C area because the displaying priority is A > B > C. If the A area is set to enable while the panel area is defined as all C area (A and B areas are disabled), C area is shifted below the LCD panel and A area is inserted from the top of the LCD panel. Similarly if the B area is set to enable while the panel area is defined as all C area, B area is inserted from the bottom of the C area overlapping.




Figure 3.15.1 Memory Mapping from Physical Memory to LCD Panel

3.15.3.3 Display Memory Mapping and Panning Function (Common spec. SR mode and TFT mode)


The LCDC can only change the panel window if you change each start address of A, B and C areas. The display area can be panned vertically and horizontally by changing the row address and column address. This LCDC can select many display modes: 1 bpp (monochrome), 2 bpp (4 grayscales), 3 bpp (8 grayscales), 4 bpp (16 grayscales), 8 bpp (256 colors) and 12 bpp (4096 colors) and 1-line (row). Data volume is different for each display mode. When using the panning function, care must be exercised in calculating the address for each display mode. For details, refer to Figure 3.15.2, "Relation of memory map image and output data". This LCDC can also support external SDRAM, SRAM and internal SRAM for display RAM.

When using SDRAM for display RAM, data from one line to the next line cannot be input continuously in display RAM, even if the panning function is not used. One row address of display SDRAM corresponds to the first line of the display panel. Second line display data cannot now be set within the first row address of the display RAM even if the necessary data for the size you want to display does not fill the capacity of first row address of the display SDRAM. Adding one line to the display panel is equal to adding one address to the row address of the display SDRAM. In other words, when using SDRAM for display RAM, address calculation for panning is simple.

When using SRAM for display RAM, data from one line to the next line must be input continuously to the display RAM. However, address calculation for panning is complex and horizontal panning function is not supported.

And when setting segment = 240 and select internal RAM, the limitation is added under below.

16bit data thrown away




The last 16bits data in 8th access is thrown away. If using all data effectively, set internal SRAM2 mode (16bit access mode). And it is possible to allocate data tightly.

3.15.3.4 Data Transmission

This LSI has an LD bus (LD7 to LD0): a special data bus for LCD driver. Bus width of 4-bits_Atype, 4-bits_B-type or 8-bits type can be supported. Relation between memory mapping and Output data is shown to Figure 3.15.2.

• Monochrome: 1 bpp (bit per pixel)
Display memory image






Figure 3.15.2 Relation of Memory Map Image and Output Data

3.15.3.5 Refresh Rate Setting

Frame cycle (refresh rate) is generated from setting of LSCC (LCDSCC<SCC7:0>) and FP [9:0] (LCDCTL0<FP9, 8>, LCDFFP<FP7:0>). The LBCD terminal outputs one pulse every cycle and the LFR normally outputs an inverted signal every cycle. But when the DIVIDE FRAME function is used, the LFR signal changes to a special signal for high quality display.

(1) Basic clock setting

This LSI has a special clock generator for basic source clock used in the LCD controller. This generator can set details of the refresh rate for the LCDC.

This generator is made by dividing the system clock by 16 and an 8-bit counter.

The following shows the method of setting and calculation.

f_{BCD}[Hz]: Frame rate (Refresh rate: Frequency of LBCD signal) FP: FP [9:0] setting value of FFP register SCC: <SCC7:0> setting value of LSCC register

 f_{BCD} [Hz] = f_{SYS} [Hz] / ((SCC+1) × 16 × FP)

Example:

 f_{SYS} [Hz] = 20MHz, 240COM (FP = 240), target refresh rate = 70Hz 70 [Hz] = 20000000 [Hz]/((SCC+1) × 16 × 240) (SCC+1) = 20000000/(70 ×16 × 240) = 74.4

Value of setting to register is only integer, SCC = 73. The floating value is disregarded.

In this case, the refresh rate comes to 70.3 [Hz]

LCDC Source Clock Counter Register

LCDSCC (0846H)

	7	6	5	4	3	2	1	0
Bit symbol	SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	LCDC Source Clock Counter bit7 to bit0							

- * Data should be written from 1-hex to FFFF-hex in the above register. It cancannot operate if set to "0".
- * If the refresh rate is set too fast, it may not be in time with the display data. t_{LP} time is determined by SCC.

$$t_{LP}[s] = (1/f_{SYS}[Hz]) \times 16 \times (SCC + 1)$$

 t_{LP} is shown in 1-line (ROW) display time. 1-line data transmission must be completed during t_{LP} cycle time. AboutRefer to "Data transmission and bus occupation" for details of data transmission time.

(2) Refresh rate adjust function (Correct function)

In this function, the LBCD frequency: refresh rate is generated by setting LCDSCC<SCC7:0> and FP [9:0] register. The FFP value is normally set at the same value as the ROW number, but this value can be used for correction of BCD frequency: refresh rate.

This function always uses a value greater than the ROW number, set to slower frequency. The LCDC cannot operate correctly if a value smaller than the ROW number is set.

The following is an example of settings:

Example:

```
f_{SYS} \, [Hz] = 20 \, MHz, \, 240COM \, ( \, FP = 240 \, ), \, Target \, refresh \, rate = 70 \, Hz \\ 140 \, [Hz] = 200000000 \, [Hz]/((SCC+1) \times 16 \times 240) \\ (SCC+1) = 20000000/(70 \times 16 \times 240) = 74.4
```

Value of setting to register is only integer, SCC = 73. The floating value is disregarded.

```
In this case, refresh rate comes to 70.3 [Hz] f_{BCD} \text{ [Hz]} = f_{SYS} \text{ [Hz]/((SCC+1)} \times 16 \times \text{FP)}
```

FP value is adjusted to set SCC=73 in above equation again.

```
70 [Hz] = 20000000/(74 \times 16 \times FP)
FP = 241.3
```

Value of setting to register is only integer, FP = 241.

In this case, refresh rate comes to 70.0 [Hz]

LCD fFP Register

LCDFFP (0841H)

	7	6	5	4	3	2	1	0
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
Read/Write		R/W						
After reset	0	0	0	0	0	0	0	0
Function	Setting bit7 to bit0 for fFP							

Reference) We recommend refresh rate values in the region of: Monochrome: 70 [Hz]

(3) Divide frame adjust function

The DIVIDE FRAME function allows for adjustments to reduce uneven display in large LCD panels.

When this function is enabled by setting <FRMON> = 1, the LFR signal alternates between high and low level with each LLP cycle for the LCDDVM register values given below.

When this function is disabled by setting LCDCTL<FRMON> = 0, the LFR signal alternates between high and low level with each LBCD cycle. This function is not affected by the LBCD timing.

Note: Availability of this function depends on the actual LCD driver or LCD panel used. We recommend checking that register's value when used in the proposed environment.

Divide Frame Register

LCDDVM (0842H)

	7	6	5	4	3	2	1	0
Bit symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
Function	Setting DVM bit7 to bit0							

(Reference) In general, prime numbers (3, 5, 7, 11, 13 ...) are best for the value of the LCDDVM register.





Figure 3.15.3 Whole Timing Diagram of SR Mode



Note: There is internal FI/FO_RAM (160bits) for controlling the speed of transfering to LCD driver. If the size of segment is over 160, several bus request is generated at one t_{LP} interval. (640segment: 5times max)

Figure 3.15.4 Detailed Timing Diagram of SR Mode

Condition: FFP [9:0] setting = 240 (COM) + 63, LCDDVM<FMN7:0> = 0BH




Figure 3.15.5 Waveform of LLP, LFR

3.15.3.6 LCD Data Transmission Speed and Data Bus Occupation Rate

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD11 to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After data reading from RAM for display is completed, the LCDC cancels the bus release request and the CPU will restart.

During data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance. The occupation rate of the data bus depends on data size, transmission speed (CPU clock speed) and display RAM type used.

Display RAM	Bus Width	Valid Data Reading Time (f _{SYS} Clock/Byte)	Valid Data Reading Time t _{LRD} (ns/Byte) at f _{SYS} = 20 MHz
External SRAM	16 bits	2/2	50
	32 bits	2/4	25
Internal RAM	32 bits	1/4	12.5
External SDRAM	16 bits	*1/2	*25

Note: When using SDRAM for display RAM, overhead time (+ 8 clocks) is required for every 1 row data reading.

tstop refers to the CPU stoppage time during transmission of 1 row data. tstop is calculated by the equation below for each display mode.

 $t_{STOP} = (SegNum / 8) \times t_{LRD}$

SegNum: Number of segment

When SDRAM is used, more overhead time is required.

 $t_{STOP} = (SegNum / 8) \times t_{LRD} + ((1/f_{SYS}) \times 8)$

Data bus occupation rate equals the percentage of tSTOP time in tLP time.

Data bus occupation rate = t_{STOP}/t_{LP}

Note: For t_{l P} time, refer to "refresh rate setting".

3.15.3.7 Timing Diagram of LD Bus

The TMP92CA25 can select to display RAM for external SRAM: Available to set WAIT, internal SRAM of 10Kbyte and external SRAM: 64, 128, 256 and 512 Mbits.

As a 160-bit FIFO buffer is built into this LCDC, the LD bus speed can be controlled.

The speed can be selected from 3 kinds of LCP cycle: (fsys/2, fsys/4, and fsys/8)

LD bus data: LD7 to LD0 is out at rising edge of LCP, LCD driver receives at falling edge of LCP.

Note: If the LCP cycle is too slow it may not transfer correctly.





Figure 3.15.6 Selection of LCP Cycle

If LCP cycle is not set at a suitable speed with respect to the refresh rate, LD bus data will not transfer correctly. tLP time is shown in the equation below.

$$t_{LP}[s] = (1/f_{SYS}[Hz]) \times 16 \times (SCC+1)$$

Data transmission must finish in t_{LP} time. Set SCC clock and LCP0 speed to be less than t_{LP} time. For setting of SCC, refer to "basic clock setting" of "refresh rate setting".

3.15.3.8 Example of SR mode LCD driver connection



Note: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.15.7 Interface Example for Shift Register Type LCD Driver

3.15.3.9 Program Example (4 K colors STN)

```
; LCDC condition
; Panel = 320seg \times 240com,
                                 f_{BCD} = 70Hz(at f_{SYS} = 20MHz)
; LD bus = 8bit, 4clock Display memory = Internal RAM(2000H-)
; ******PORT settings ******
                    (pkfc),0x0f
        ld
                                            ; PK0-3: LCP0, LLP, LFR, LBCD
                    (plcr),0xffff
                                            ; PL0-7: LD0-7
        ldw
; *******LCD settings******
                    xix,0x00002000
                                            ; Internal RAM start address
        ld
                    (Isarcl),xix
        ld
                                            ; Only C-area
                    (lcdmode0),0x22
                                            ; Display memory = Internal RAM, SCP = 4clock, 8bit bus
        ld
        ld
                    (lcdffp),240
        ld
                    (Icdsize),0x65
                                              240\text{com} \times 320\text{seg}
                    (lcdctl0),0x00
        ld
                                            ; SCC = f_{SYS} / (f_{BCD} \times 16 \times FP)
        ld
                    (lcdscc),74
                                                    = 20MHz/ (70 \times 16 \times 240) = 74.4
                    0,(IcdctI0)
                                            ; Start LCDC display
        set
```

3.15.4 Built-in RAM Type LCD driver Mode

3.15.4.1 Description of Operation

Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode of to the control register, when a CPU transmits instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCP0...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction. There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

3.15.4.2 Random Access Type

This corresponds to address direct writing type LCD driver when <MMULCD> = "1". The transmission address can also assign the memory area 3C0000H – 3FFFFF, the four areas each being 64 Kbytes.

Interface and access timing are the same as for normal memory. Refer to the memory access timing section.

Table 3.15.2 Random Access Type Built-in RAM Type LCD driver

Address	Function	Chip Enable Terminal
3C0000H to 3CFFFFH	Built-in RAM LCD driver 1	LCP0
3D0000H to 3DFFFFH	Built-in RAM LCD driver 2	LLP
3E0000H to 3EFFFFH	Built-in RAM LCD driver 3	LFR
3F0000H to 3FFFFFH	Built-in RAM LCD driver 4	LBCD

3.15.4.3 Sequential Access Type


Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode to the control register, when a CPU transmit instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCPO...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction . There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

This corresponds to a LCD driver which has each 1 byte of instruction register and display data register in LCD driver when <MMULCD> = "0". Please select the transmission address at this time from 1FE0H to 1FE7H.

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

	7	6	5	4	3	2	1	0	
Bit symbol	D7	D6	D5	D4	D3	D2	D1	D0	
Read/Write	Depends on external LCDD specification								
After reset	Depends on external LCDD specification								
Function		Depends on external LCDD specification							




Note 1: This waveform is in the case of 3-state access.

Note 2: Rising timing of chip enable signal (e.g LCP0) is different.

Figure 3.15.8 Example of Access Timing for Built-in RAM Type LCD Driver (Wait = 0)

3.15.4.4 Example of Built-in RAM LCD driver connection



Note: Other circuit is required for power supply for LCD driver display.

Figure 3.15.9 Interface Example for Built-in RAM and Sequential Access Type LCD Driver

3.15.4.5 Program Example

• Setting example: when using 80 segments × 65 commons LCD driver. Assign external column driver to LCDC1 and row driver to LCDC4.

This example uses LD instruction in setting of instruction and micro DMA burst function for soft start in setting of display data.

When storing 650-byte transfer data to LCD driver.

```
; *******Setting for LCDC******
       ld
                  (lcdmode0), 00h
                                        ; Select RAM mode
                  (IcdctI0), 00h
       ld
                                        ; MMULCD = 0 (Sequential access mode)
; ******Setting for mode of LCDC0/LCDR0*******
                  (lcdc1l), xx
                                        ; Setting instruction for LCDC1
       ld
                  (lcdc4l), xx
                                        ; Setting instruction for LCDC4
       ld
; *******Setting for micro DMA and INTTC (ch0)*******
                  a, 08h
                                        ; Source address INC mode
       ld
                  dmam0, a
       ldc
       ld
                  wa, 650
                                          Count = 650
       ldc
                  dmac0, wa
                                          Source address = 002000H
       ld
                  xwa, 002000h
       ldc
                  dmas0, xwa
                  xwa, 1fe1h
                                          Destination address = 1FE1H (LCDC0H)
       ld
       ldc
                  dmad0, xwa
                  (intetc01), 06H
       ld
                                          INTTC0 level = 6
       ei
                  (dmab), 01h
                                          Burst mode
       ld
                  (dmar), 01h
       ld
                                          Soft start
```

3.16 Melody/Alarm Generator (MLD)

The TMP92CA25 contains a melody function and alarm function, both of which are output from the MLDALM pin. Five kinds of fixed cycle interrupt are generated using a 15-bit counter for use as the alarm generator.

The features are as follows.

1) Melody generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on a low-speed clock (32.768 kHz), and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loudspeaker.

2) Alarm generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency (4096 Hz) determined by the low-speed clock (32.768 kHz). This waveform can be inverted by setting a value to a register.

The alarm tone can easily be heard by connecting an external loudspeaker.

Five kinds of fixed cycle interrupts are generated (1 Hz, 2 Hz, 64 Hz, 512 Hz, and 8192 Hz) by using a counter which is used for the alarm generator.

This section is constituted as follows.

3.16.1 Block Diagram

3.16.2 Control Registers

3.16.3 Operational description

3.16.3.1 Melody Generator

3.16.3.2 Alarm Generator

3.16.1 Block Diagram




Figure 3.16.1 MLD Block Diagram

3.16.2 Control Registers

ALM Register

ALM (1330H)

	7	6	5	4	3	2	1	0			
Bit symbol	AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1			
Read/Write	R/W										
After reset	0	0 0 0 0 0 0 0									
Function	Setting alarm pattern										

MELALMC Register

MELALMC (1331H)

		7	6	5	4	3	2	1	0
Bit s	symbol	FC1	FC0	ALMINV	_	-	-	-	MELALM
Read	d/Write				R/	W			
After	r reset	0	0	0	0	0	0	0	0
Fund	ction	Free-run cou 00: Hold 01: Restart 10: Clear 11: Clear and		Alarm waveform invert 1: Invert		Always	write "0"		Output waveform select 0: Alarm 1: Melody

Note 1: MELALMC<FC1> is always read "0".

Note 2: When setting MELALMC register except <FC1:0> while the free-run counter is running, <FC1:0> is kept "01".

MELFL Register

MELFL (1332H)

	7	6	5	4	3	2	1	0				
Bit symbol	ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0				
Read/Write		R/W										
After reset	0	0 0 0 0 0 0 0										
Function	Setting melody frequency (Lower 8 bits)											

MELFH Register

MELFH (1333H)

	7	6	5	4	3	2	1	0
Bit symbol	MELON				ML11	ML10	ML9	ML8
Read/Write	R/W					R/	W	
After reset	0				0	0	0	0
Function	Control melody counter 0: Stop and clear 1: Start				Settinį	g melody freqi	uency (Upper	4 bits)

ALMINT Register

ALMINT (1334H)

	7	6	5	4	3	2	1	0		
Bit symbol			-	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E		
Read/Write				R/W						
After reset			0	0	0	0	0	0		
Function			Always write "0"	1: Interrupt enable for INTALM4 to INTALM0						

TOSHIBA

3.16.3 Operational description

3.16.3.1 Melody Generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on a low-speed clock (32.768 kHz) and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loud speaker.

(Operation)

MELALMC<MELALM> must first be set as 1 in order to select the melody waveform to be output from MLDALM. The melody output frequency must then be set to 12-bit registers MELFH and MELFL.

The following are examples of settings and calculations of melody output frequency.

(Formula for calculating melody waveform frequency)

at fs = 32.768 [kHz]

Melody output waveform $f_{MLD} \, [Hz] = 32768/(2 \times N + 4)$ Setting value for melody $N = (16384/\,f_{MLD}) - 2$ (Note: N = 1 to 4095 (001H to FFFH), 0 is not acceptable.)

(Example program)

When outputting an "A" musical note (440 Hz)

LD (MELALMC), -XXXXXX1B; Select melody waveform LD (MELFL), 23H; N = 16384/440 - 2 = 35.2 = 023H LD (MELFH), 80H; Start to generate waveform

Reference) Basic musical scale setting table

Scale	Frequency [Hz]	Register Value: N
С	264	03CH
D	297	035H
Е	330	030H
F	352	02DH
G	396	027H
Α	440	023H
В	495	01FH
С	528	01DH

3.16.3.2 Alarm Generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency of 4096 Hz determined by the low-speed clock (32.768 kHz). This waveform is reversible by setting a value to a register.

The alarm tone can easily be heard by connecting an external loud speaker.

Five kinds of fixed cycle (interrupts can be generated 1 Hz, 2 Hz, 64 Hz, 512 Hz, 8 192 Hz) by using a counter which is used for the alarm generator.

(Operation)

MELALMC<MELALM> must first be set as 0 in order to select the alarm waveform to be output from MLDALMC. The "10" must be set on the MELALMC <FC1:0> register, and clear internal counter.

Finally the alarm pattern must then be set on the 8-bit register of ALM. If it is inverted output-data, set <ALMINV> as invert.

The following are examples of program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

Setting Value for ALM Register	Alarm Waveform
00H	Write "0"
01H	AL1 pattern
02H	AL2 pattern
04H	AL3 pattern
08H	AL4 pattern
10H	AL5 pattern
20H	AL6 pattern
40H	AL7 pattern
80H	AL8 pattern
Others	Undefined
	(Do not set)

(Example program)


When outputting AL2 pattern (31.25 ms/8 times/1 s)

LD (MELALMC), C0H ; Set output alarm waveform

; Free-run counter start

LD (ALM), 02H ; Set AL2 pattern, start

Example: Waveform of alarm pattern for each setting value (Not inverted)



3.17 SDRAM Controller (SDRAMC)

The TMP92CA25 includes an SDRAM controller which supports SDRAM access by $\mathrm{CPU/LCDC}.$

The features are as follows.

(1) Support SDRAM

Data rate type: Only SDR (Single data rate) type

Bulk of memory: 16/64/128/256/512 Mbits

Number of banks: 2/4 banks Width of data bus: 16

Read burst length: 1 word/full page Write mode: Single/burst

(2) Initialize function

All banks precharge command 8 times auto refresh command Set the mode register command

(3) Access mode

	CPU Access	LCDC Access
Read burst length	1 word/full page selectable	Full page
Addressing mode	Sequential	Sequential
CAS latency (clock)	2	2
Write mode	Single/burst selectable	_

(4) Access cycle

CPU Access (Read/write)

Read cycle: 1 word– 4 states/full page – 1 state

Write cycle: Single – 3 states/burst – 1 state

Access data width: 1 byte/ 1 word/ 1 long word

LCDC Burst Access (Read only)

Read cycle: full page – 1 state

Full page Over head: 4 states (200 ns at $f_{SYS} = 20 \text{ MHz}$)

Access data width: 1 word/ 1 long word

(5) Refresh cycle auto generate

Auto-refresh is generated while another area is being accessed.

Refresh interval is programmable.

Self-refresh is supported

Note 1: Display data for LCDC must be set from the head of each page.

Note 2: Condition of SDRAM's area set by CS1 setting of memory controller.

3.17.1 Control Registers

Figure 3.17.1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

SDRAM Access Control Register 1

SDACR1 (0250H)

	7	6	5	4	3	2	1	0			
Bit symbol	-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC			
Read/Write		R/W									
After reset	0	0	0	0	0	1	0	0			
Function	Always write "0"	Always write "0"	Mode register set delay time 0: 1 clock 1: 2 clocks	Write recover time 0: 1 clock 1: 2 clocks	Burst stop command 0: Precharge all 1: Burst stop	Selecting bu (Note 1) 00: Reserved 01: Full-page write 10: 1-word re write 11: Full-page write	d e read, burst	SDRAM controller 0: Disable 1: Enable			

Note 1: Issue mode register set command after changing <SBL1:0>. Exercise care in settings when changing from "full-page read" to "1-word read". Please refer to "Limitations arising when using SDRAM".

SDRAM Access Control Register 2

SDACR2 (0251H)

	7	6	5	4	3	2	1	0	
Bit symbol				SBS	SDRS1	SDRS0	SMUXW1	SMUXW0	
Read/Write				R/W					
After reset				0	0	0	0	0	
Function				Number of banks 0: 2 banks 1: 4 banks	Selecting RC size 00: 2048 row 01: 4096 row 10: 8192 row 11: Reserved	rs (11 bits) rs (12 bits) rs (13 bits)	Selecting ad multiplex typ 00: TypeA (A 01: TypeB (A 10: TypeC (A 11: Reserved	e A9-) A10-) A11-)	

SDRAM Refresh Control Register

SDRCR (0252H)

	7	6	5	4	3	2	1	0			
Bit symbol	-			SSAE	SRS2	SRS1	SRS0	SRC			
Read/Write	R/W			R/W							
After reset	0			1	0	0	0	0			
Function	Always write "0"			SR Auto Exit function 0: Disable 1: Enable	Refresh inter 000: 47 state 001: 78 state 010: 97 state 011: 124 state	es 100: 1 es 101: 1 es 110: 2	56 states 95 states 49 states 12 states	Auto refresh 0: Disable 1: Enable			

SDRAM Command Register

SDCMM (0253H)

	7	6	5	4	3	2	1	0	
Bit symbol						SCMM2	SCMM1	SCMM0	
Read/Write						R/W			
After reset						0	0	0	
Function						Command issue			
						(Note 1) (Note 2)			
						000: Not execute			
						001: Initializa	ation sequenc	е	
						a. Precha	arge All comm	nand	
						b. Eight A	Auto Refresh	commands	
						c. Mode	Register Set o	command	
						100: Mode R	Register Set co	ommand	
						101: Self Refresh Entry command			
						110: Self Refresh Exit command			
						Others: Rese	erved		

Note 1: <SCMM2:0> is automatically cleared to "000" after the specified command is issued. Before writing the next command, make sure that <SCMM2:0> is "000". In the case of the Self Refresh Entry command, however, <SCMM2:0> is not cleared to "000" by execution of this command. Thus, this register can be used as a flag for checking whether or not Self Refresh is being performed.

Note 2: The Self Refresh Exit command can only be specified while Self Refresh is being performed.

Figure 3.17.1 SDRAM Control Registers

3.17.2 Operation Description

(1) Memory access control

SDRAM controller is enabled when SDACR1<SMAC> = 1. And then SDRAM control signals (\overline{SDCS} , \overline{SDRAS} , \overline{SDCAS} , \overline{SDWE} , SDLLDQM, SDLUDQM, SDCLK and SDCKE) are operating during the time CPU or LCDC accesses CS1 area.

1. Address multiplex function

In the access cycle, outputs row/column address through A0 to A15 pin. And multiplex width is decided by setting SDACR2<SMUXW0:1> of use memory size. The relation between multiplex width and Row/Column address is shown in Table 3.17.1 Address Multiplex.

		Table 3.17	. i Addiess ivid	ilibiex					
		Address of SDRAM Accessing Cycle							
TMP92CA25		Row Address		Column Address					
Pin Name	TypeA <smuxw> "00"</smuxw>	TypeB <smuxw> "01"</smuxw>	TypeC <smuxw> "10"</smuxw>	16-Bit Data Bus Width B1CSH <bnbus> = "01"</bnbus>					
A0	A9	A10	A11	A1	A2				
A1	A10	A11	A12	A2	A3				
A2	A11	A12	A13	A3	A4				
А3	A12	A13	A14	A4	A5				
A4	A13	A14	A15	A5	A6				
A5	A14	A15	A16	A6	A7				
A6	A15	A16	A17	A7	A8				
A7	A16	A17	A18	A8	A9				
A8	A17	A18	A19	A9	A10				
A9	A18	A19	A20	A10	A11				
A10	A19	A20	A21	AP *	AP *				
A11	A20	A21	A22						
A12	A21	A22	A23						
A13	A22	A23	EA24	Row a	ddress				
A14	A23	EA24	EA25						
A15	EA24	EA25	EA26						

Table 3.17.1 Address Multiplex

Burst length of SDRAM read/write by CPU can be select by setting SDACR1<SBL1:0>. Burst length of accessing by LCDC is fixed to operation contents.

SDRAM access cycle is shown in Figure 3.17.2 and Figure 3.17.3.

SDRAM access cycle number does not depend on the settings of B1CSL register. In the full page burst read cycle, a mode register set cycle and a precharge cycle are automatically inserted at the beginning and end of a cycle.

(2) Instruction executing on SDRAM

The CPU can execute instructions on SDRAM. However, the following functions do not operate.

- a) Executing HALT instruction
- b) Execute instructions that write to SDCMM register

These operations must be executed by another memory such as the built-in RAM.

^{*} AP: Auto Precharge




Figure 3.17.2 Timing of Burst Read Cycle




Figure 3.17.3 Timing of CPU Write Cycle (Structure of Data Bus: 16 bits \times 1, operand Size: 2 bytes, address: 2n + 0)

(3) Refresh control

This LSI supports two refresh commands: auto-refresh and self-refresh.

(a) Auto-refresh

The auto-refresh command is automatically generated at intervals set by SDRCR<SRS2:0> by setting SDRCR<SRC> to "1". The generation interval can be set from between 47 to 312 states (2.4 μ s to 15.6 μ s at fSYS = 20 MHz).

CPU operation (instruction fetch and execution) stops while performing the auto-refresh command. The auto-refresh cycle is shown in Figure 3.17.4 and the auto-refresh generation interval is shown in Table 3.17.2. The Auto-Refresh function cannot be used in IDLE1 and STOP modes. In these modes, use the Self-Refresh function to be explained next.

Note: A system reset disables the Auto-Refresh function.




Figure 3.17.4 Timing of Auto-Refresh Cycle

Table 3.17.2 Refresh Cycle Insertion Interval

(Unit: μs)

SDR	CR <srs< th=""><th>2:0></th><th>Insertion</th><th></th><th colspan="5">f_{SYS} Frequency (System clock)</th></srs<>	2:0>	Insertion		f _{SYS} Frequency (System clock)				
SRS2	SRS1	SRS0	Interval (State)	6 MHz	10 MHz	12.5 MHz	15 MHz	17.5 MHz	20 MHz
0	0	0	47	7.8	4.7	3.8	3.1	2.7	2.4
0	0	1	78	13.0	7.8	6.2	5.2	4.5	3.9
0	1	0	97	16.2	9.7	7.8	6.5	5.5	4.9
0	1	1	124	20.7	12.4	9.9	8.3	7.1	6.2
1	0	0	156	26.0	15.6	12.5	10.4	8.9	7.8
1	0	1	195	32.5	19.5	15.6	13.0	11.1	9.8
1	1	0	249	41.5	24.9	19.9	16.6	14.2	12.4
1	1	1	312	52.0	31.2	25.0	20.8	17.8	15.6

(b) Self-refresh

The self-refresh ENTRY command is generated by setting SDCMM<SCMM2:0> to "101". The self-refresh cycle is shown in Figure 3.17.5. During self-refresh Entry, refresh is performed within the SDRAM (an auto-refresh command is not needed).

- Note 1: When standby mode is released by a system reset, the I/O registers are initialized and the Self Refresh state is exited. Note that the Auto Refresh function is also disabled at this time.
- Note 2: The SDRAM cannot be accessed while it is in the Self Refresh state.
- Note 3: To execute the HALT instruction after the Self Refresh Entry command, insert at least 10 bytes of NOP or other instructions between the instruction to set SDCMM<SCMM2:0> to "101" and the HALT instruction.




Figure 3.17.5 Timing of Self-Refresh Cycle

Self-Refresh condition is released by executing Serf-Refresh command. Way to execute Self-Refresh EXIT command is 2 ways: write "110" to SDCMM<SCMM2:0>, or execute EXIT automatically by synchronizing to releasing HALT condition. Both ways, after it executes Auto-Refresh at once just after Self-Refresh EXIT, it executes Auto-Refresh at setting condition. When it became EXIT by writing "110" to <SCMM2:0>, <SCMM2:0> is cleared to "000".

EXIT command that synchronize to release HALT condition can be prohibited by setting SDRCR<SSAE> to "0". If don't set to EXIT automatically, set to prohibit. If using condition of SDRAM is satisfied by operation clock frequency (clock gear down, SLOW mode condition and so on) is falling, set to prohibit. Figure 3.17.6 shows execution flow in this case.




Figure 3.17.6 Execution flow example (Execute HALT instruction at low-speed clock).

; *******Sample program *******

LOOP1:

LDB A, (SDCMM) ; Check the command register clear

ANDB A, 00000111B J NZ, LOOP1

LDW (SDRCR), 0000010100000011B ; Auto Exit disable→ Self-refresh Entry

NOP×10 ; Wait for execution of self-refresh entry

LD (SYSCR1), 00001---B ; fs

HALT

NOP ; Self-refresh Exit (Internal signal only)

LD (SYSCR1), 00000---B ; fc

LD (SDCMM), 00000110B ; Self-refresh Exit (command)

LD (SDRCR), 0001---1B ; Auto Exit enable

(4) SDRAM initialize

This LSI can generate the following SDRAM initialize routine after introduction of power supply to SDRAM. The command is shown in Figure 3.17.7.

- 1. Precharge all command
- 2. Eight Auto Refresh commands
- 3. Mode Register set command

The above commands are issued by setting SDCMM<SCMM2:0> to "001".

While these commands are issued, the CPU operation (an instruction fetch, command execution) is halted.

Before executing the initialization sequence, appropriate port settings must be made to enable the SDRAM control signals and address signals (A0 to A15).

After the initialization sequence is completed, SDCMM<SCMM2:0> is automatically cleared to "000".




Figure 3.17.7 Timing of Initialization command

(5) Connection example

Figure 3.17.8 shows an example of connections between the TMP92CA25 and SDRAM $\,$

Table 3.17.3 Connection with SDRAM

TMDOOCAGE		SDRA	M Pin	Name			
TMP92CA25 Pin Name	Data Bus Width: 16 Bits						
riii Naiile	16 M	64 M	128 M	256 M	512 M		
A0	A0	A0	A0	A0	A0		
A1	A1	A1	A1	A1	A1		
A2	A2	A2	A2	A2	A2		
A3	A3	А3	А3	A3	А3		
A4	A4	A4	A4	A4	A4		
A5	A5	A5	A5	A5	A5		
A6	A6	A6	A6	A6	A6		
A7	A7	A7	A7	A7	A7		
A8	A8	A8	A8	A8	A8		
A9	A9	A9	A9	A9	A9		
A10	A10	A10	A10	A10	A10		
A11	BS	A11	A11	A11	A11		
A12	-	BS0	BS0	A12	A12		
A13	-	BS1	BS1	BS0	BS0		
A14	-	-	-	BS1	BS1		
A15	-	-	-	-	-		
SDCS	CS	CS	CS	CS	CS		
SDLUDQM	UDQM	UDQM	UDQM	UDQM	UDQM		
SDLLDQM	LDQM	LDQM	LDQM	LDQM	LDQM		
SDRAS	RAS	RAS	RAS	RAS	RAS		
SDCAS	CAS	CAS	CAS	CAS	CAS		
SDWE	WE	WE	WE	WE	WE		
SDCKE	CKE	CKE	CKE	CKE	CKE		
SDCLK	CLK	CLK	CLK	CLK	CLK		
SDACR	00:	00:	01:	01:	10:		
<smuxw></smuxw>	TypeA	TypeA	TypeB	TypeB	TypeC		

(An): Row address

: Command address pin of SDRAM




Figure 3.17.8 Connection with SDRAM (4 M word × 16 bits)

3.17.3 Limitations arising when using SDRAM

Take care to note the following points when using SDRAMC.

1. WAIT access

When using SDRAM, some limitation is added when accessing memory other than SDRAM. In WAIT-pin input setting of the Memory Controller, if the setting time is inserted as an external WAIT, set a time less than the Auto-Refresh cycle × 8190 (Auto- Refresh function controlled by SDRAM controller).

2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)

When a SDRAM controller command (SR-Entry, Initialize and Mode-set) is issued, several states are required for execution time after the SDCMM register is set.

Therefore, when a HALT instruction is executed after the SDRAM command, please insert a NOP of more than 10 bytes or 10 other instructions before executing the HALT instruction.

3. AR (Auto-Refresh) interval time

When using SDRAM, set the system clock frequency to satisfy the minimum operation frequency for the SDRAM and minimum refresh cycle.

In a system in which SDRAM is used and the clock is geared up and down exercise care in AR cycle for SDRAM.

4. Note when changing access mode

If changing access mode from "full page read" to "1 word read", execute the following program. This program must not be executed on the SDRAM.

di		; Interrupt Disable (Added)
ld	a,(optional external memory address)	; Dummy read instruction (Added)
ld	(sdacr1),00001101b	; Change to "1-word read"
ld	(sdcmm),0x04	; Execute MRS (mode register setting)
ei		; Interrupt enable (Added)

3.18 NAND-Flash Controller

3.18.1 Characteristics

The NAND-Flash controller (NDFC) is provided with dedicated pins for connecting with NAND-Flash memory. The NDFC also has an ECC calculation function for error correction. Although the NDFC has two channels (channel 0, channel 1), all pins except for Chip Enable are shared between the two channels. These signals are controlled by NDCR<CHSEL>.

Only the operation of channel 0 is explained here.

The NDFC has the following features:

- 1) Controlled NAND-Flash interface by setting registers.
- 2) ECC calculating circuits. (for SCL-type)

Note 1: The \overline{WP} (Write Protect) pin of NAND Flash is not supported. If this function is needed, prepare it on an external circuit.

Note 2: The two channels cannot be accessed simultaneously. It is necessary to switch between the two channels.

3.18.2 Block Diagram




Figure 3.18.1 NAND-Flash Controller Block Diagram

3.18.3 Operation Description

3.18.3.1 Accessing NAND-Flash Memory

The NDFC accesses data on NAND Flash memory indirectly through its internal registers. It also contains the ECC calculating circuits. Please see 3.18.3.2 for details of the ECC. This section explains the operations for accessing the NAND Flash.

Basically, set the command in ND0FMCR and then read or write to ND0FDTR. The read cycle for ND0FDTR is completed after the external read cycle for the NAND-Flash is finished. Likewise, the write cycle for ND0FDTR is completed after the external write cycle for the NAND-Flash is finished.

1) Initialize

The initialize sequence is as follows.

- (1) ND0FSPR: Set the low pulse width.
- (2) ND0FIMR: Set 0x81 if interrupt is required.

(Release interrupt mask)

2) Write

The write sequence is as follows.

(1) ND0FMCR: Set 0x7C for ECC data reset.

(2) Write 512 bytes

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x80 for the serial data input command.

ND0FMCR: Set 0x9E for NDALE signal enable and address mode. ND0FDTR: Write address. Set A [7:0], A [16:9], and A [24:17]. If it is

required, set A [25].

ND0FMCR: Set 0xBC for the data mode.

ND0FDTR: Write 512 bytes data.

(3) Read ECC data

ND0FMCR: Set 0xDC for the ECC data read mode.

NDECCRD: Read 6 bytes ECC data.

First data: LPR [7:0] Second data: LPR [15:8]

Third data: CPR [5:0], 2'b11 Fourth data: LPR [23:16]

Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

(4) Write 16-byte redundant data

ND0FMCR: Set 0x9C for the data mode without ECC calculation.

ND0FDTR: Write 16-byte redundant data.

D520: LPR [23:16] D521: LPR [31:24]

D522: CPR [11:6], 2'b11

D525: LPR [7:0]
D526: LPR [15:8]
D527: CPR [5:0], 2'b11

(5) Run page program

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x10 for the page program command.

ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" × 10)

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

(6) Read status

ND0FMCR: Set 0x1D for NDCLE signal and command mode.

ND0FDTR: Set 0x70 for Status read command.

ND0FMCR: Set 0x1C for NDCLE signal disable.

ND0FDTR: Read the Status data from the NAND-Flash.

(7) Repeat 1 to 6 for all other pages if required.

3) Read

The read sequence is as follows.

(1) ND0FMCR: Set 0x7C for ECC data reset.

(2) Read 512 bytes

ND0FMCR: Set 0x1D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x00 for the read command.

ND0FMCR: Set 0x1E for NDALE signal enable and address mode.

ND0FDTR: Set A [7:0], A [16:9], and A [24:17]. If it is required, set A

[25].

ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" \times 10)

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

ND0FMCR: Set 0x3C for the data mode with ECC calculation.

ND0FDTR: Read 512-byte data.

ND0FMCR: Set 0x1C for the data mode without ECC calculation.

ND0FDTR: Read 16-byte redundant data.

(3) Read ECC data

ND0FMCR: Set 0x5C for the ECC data read mode.

NDECCRD: Read 6-byte ECC data.

First data: LPR [7:0] Second data: LPR [15:8]

Third data: CPR [5:0], 2'b11

Fourth data: LPR [23:16] Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

(4) Software routine:

Compare ECC data and redundant data, run the error routine if error is generated.

(5) Read other pages

ND0FMCR: Set 0x1C.

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

4) ID read

The ID read sequence is as follows.

(1) ND0FMCR: Set 0x1D for NDCLE signal enable and command mode.

(2) ND0FDTR: Set 0x90 for the ID Read command.

(3) ND0FMCR: Set 0x1E for NDALE signal enable and the address mode.

(4) ND0FDTR: Set 0x00.

(5) ND0FMCR: Set 0x1C for the data mode without ECC calculation.

(6) ND0FDTR: Read Maker code.(7) ND0FDTR: Read Device code.

3.18.3.2 ECC Control

The NDFC contains the ECC calculating circuits. The circuits are controlled by ND0FMCR. This circuit executes ECC data calculation. However, ECC comparison and error correction is not executed. This must be executed using software.

The calculated ECC data can be read from the NDECCRD register when ND0FMCR is 0xD0 (write mode) or 0x50 (read mode). This is 6-byte data, and six NDECCRD read operations are required. The order of the data is as follows.

First data: LPR [7:0]

Second data: LPR [15:8]

Third data: CPR [5:0], 2'b11

Fourth data: LPR [23:16]

Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

3.18.4 Registers

Table 3.18.1 NAND-Flash Control Registers for Channel 0

Address	Register	Register Name
1D00H (1D00H to 1EFFH)	ND0FDTR	NAND-Flash data transfer register
1CB0H (1CB0H to 1CB5H)	ND0ECCRD	NAND-Flash ECC-code read register
1CC4H	ND0FMCR	NAND-Flash mode control register
1CC8H	ND0FSR	NAND-Flash status register
1CCCH	ND0FISR	NAND-Flash interrupt status register
1CD0H	ND0FIMR	NAND-Flash interrupt mask register
1CD4H	ND0FSPR	NAND-Flash strobe pulse width register
1CD8H	ND0FRSTR	NAND-Flash reset register


Table 3.18.2 NAND-Flash Control Registers for Channel 1

Address	Register	Register Name
1D00H (1D00H to 1EFFH)	ND1FDTR	NAND-Flash data transfer register
1CB0H (1CB0H to 1CB5H)	ND1ECCRD	NAND-Flash ECC-code read register
1CE4H	ND1FMCR	NAND-Flash mode control register
1CE8H	ND1FSR	NAND-Flash status register
1CECH	ND1FISR	NAND-Flash interrupt status register
1CF0H	ND1FIMR	NAND-Flash interrupt mask register
1CF4H	ND1FSPR	NAND-Flash strobe pulse width register
1CF8H	ND1FRSTR	NAND-Flash reset register

Table 3.18.3 NAND-Flash Control Registers

Address	Register	Register Name
01C0H	NDCR	NAND-Flash control register

3.18.4.1 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)



Bit (s)	Mnemonic	Field Name	Description
7:0	DATA	DATA	NAND-Flash data. Read: Read the data that was read from the NAND-Flash. Write: Write data to the NAND-Flash.

Note 1: This register has a 512-address window from 1D00H to 1EFFH since a NAND-Flash page size is either 256 or 512 bytes.

When the CPU reads from or writes to the NAND-Flash, and if the block transfer instruction ("LDIR" instruction) is used, the following restriction applies to the 900/H1 CPU.

[Restriction for using the block transfer instruction]

1) The source address for "LDIR" instruction should be set to (1F00H – read (or write) byte number)

Example 1) In case of 512-byte read

 Id
 bc, 512
 ; 512 bytes

 Id
 xix, 2000H
 ; dst = 2000H

 Id
 xiy, 1D00H
 ; src = (1F00H - 512) = 1D00H

 Idir
 (xix +), (xiy +)
 ; Block transfer instruction


Example 2) In case of 16-byte read

Note 2: Both ND0FDTR and ND1FDTR are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.18.2 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)

TOSHIBA

3.18.4.2 NAND-Flash ECC-code Read Register (ND0ECCRD and ND1ECCRD)




Bit (s)	Mnemonic	Field Name	Description
7:0	ECC-code	ECC-code	Read calculated ECC data.

Note 1: Both ND0ECCRD and ND1ECCRD are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.18.3 NAND-Flash ECC-code Read Register (ND0ECCRD and ND1ECCRD)

3.18.4.3 NAND-Flash Mode Control Register (ND0FMCR and ND1FMCR)



Bits	Mnemonic	Field Name	Description
7	WE	Write enable	Write enable (Default: 0)
			This bit enables the data write operation. When writing the data to the NAND-Flash, set this bit to "1".
			When writing command or address, this bit need not be set to "1".
			0: Disable write operation
			1: Enable write operation
6	ECC1	ECC control	ECC control (Default: 00)
			Control the ECC calculating circuits with <ce> (bit4) register.</ce>
			11 (at <ce> = X): Reset ECC circuits</ce>
			00 (at <ce> = 1): ECC circuits are disabled.</ce>
5	ECC0		01 (at <ce> = 1): ECC circuits are enabled.</ce>
			10 (at <ce> = 1): Read ECC data calculated by NDFC</ce>
			10 (at <ce> = 0): Read ID data</ce>
4	CE	Chip enable	Chip enable (Default: 0)
			Enable NAND-Flash access. Set "1" to this bit when accessing the NAND-Flash.
			0: Disable (NDCE is High.)
			1: Enable (NDCE is Low.)
3	PCNT1	Power control	Power control (Default: 00)
2	PCNT0		Always write "11"
1	ALE	Address latch	Address latch enable (Default: 0)
		enable	This bit specifies the value of the NDALE signal.
			0: Low
			1: High
0	CLE	Command latch	Command latch enable (Default: 0)
		enable	This bit specifies the value of the NDCLE signal.
			0: Low
			1: High

Figure 3.18.4 NAND-Flash Mode Control Register (ND0FMCR and ND1FMCR)

3.18.4.4 NAND-Flash Status Register (ND0FSR and ND1FSR)



Bits	Mnemonic	Field Name	Description
7	BUSY	BUSY	BUSY (Default: Undefined)
			This bit shows the status of the NAND-Flash.
			0: Ready
			1: Busy
6:0	-	_	Reserved

Note: A noise-filter for some states is built into the NDFC, so when the NDR/ \overline{B} pin changes, a <BUSY> flag is not renewed at the same time. Therefore, insert several delays (e.g., "NOP" instruction \times 10) using software before starting this flag check.




Figure 3.18.5 NAND-Flash Status Register (ND0FSR and ND1FSR)


3.18.4.5 NAND-Flash Interrupt Status Register (ND0FISR and ND1FISR)



Bits	Mnemonic	Field Name	Description
7:1	-	-	Reserved
0	RDY	Ready	Ready (Default: 0)
			When NDR/B signal changes from low (BUSY) to High (READY) and NDFIMR <mrdy> is "1", this bit is set to "1". By writing "1", this bit is cleared to 0.</mrdy>
			Read:
			0: None
			1: Change NDR/B signal from BUSY to READY.
			Write:
			0: No change
			1: Clear to "0"

Figure 3.18.6 NAND-Flash Interrupt Status Register (ND0FISR and ND1FISR)

3.18.4.6 NAND-Flash Interrupt Mask Register (ND0FIMR and ND1FIMR)



Bits	Mnemonic	Field Name	Description			
7	INTEN	Interrupt enable	Interrupt enable (Default: 0) When <inten> and <mrdy> are set "1" and NDFISR<rdy> becomes "1", INTNDFC occurs. 0: Disable 1: Enable</rdy></mrdy></inten>			
6:1	_	_	Reserved			
0	MRDY	Mask RDY interrupt	Mask RDY interrupt (Default: 0) This bit masks the NDFISR <rdy>. If <mrdy> is "1" and NDR/B signal changes from Low to High, NDFISR<rdy> is set to "1". 0: Disable to set NDFISR<rdy> 1: Enable to set NDFISR<rdy></rdy></rdy></rdy></mrdy></rdy>			

Figure 3.18.7 NAND-Flash Interrupt Mask Register (ND0FIMR and ND1FIMR)


3.18.4.7 NAND-Flash Strobe Pulse Width Register (ND0FSPR and ND1FSPR)



Bits	Mnemonic	Field Name	Description
7:4	-		Reserved
3:0	SPW	Strobe pulse width	Strobe pulse width (Default: 0000) These bits set the Low pulse width of the NDRE and NDWE signals. The Low pulse width is ((value set to SPW) +1) × f _{SYS} clock

Figure 3.18.8 NAND-Flash Strobe Pulse Width Register (ND0FSPR and ND1FSPR)

3.18.4.8 NAND-Flash Reset Register (ND0FRSTR and ND1FRSTR)



Bits	Mnemonic	Field Name	Description			
7:1	-	-	Reserved			
0	RST	Reset	Reset (Default: 0)			
			By setting this bit, reset the NDFC (except NDCR <chsel> register).</chsel>			
			By reset, this bit is automatically cleared to "0".			
			0: Don't care			
			1: Reset			

Note: After writing <RST> register, several waits are required (about 10 states) before accessing the NDFC.

Figure 3.18.9 NAND-Flash Reset Register (ND0FRSTR and ND1FRSTR)

3.18.4.9 NAND-Flash Control Register (NDCR)

NDCR (01C0H)

	7	6	5	4	3	2	1	0
Bit symbol	CHSEL							
Read/Write	R/W							
After reset	0							
Function	0: Channel 0							
	1: Channel 1							

3.18.5 Timing Diagrams

3.18.5.1 Command and Address Cycle




Figure 3.18.10 Command and Address Cycle

3.18.5.2 Data Read Cycle

Figure 3.18.11 shows a timing chart example for a Data Read cycle from the NAND-Flash at ND0FSPR = 02H.




Figure 3.18.11 Data Read Cycle Example (ND0FSPR = 02H)

3.18.5.3 Data Write Cycle

Figure 3.18.12 shows a timing chart example for a Data Write cycle to the NAND-Flash at ND0FSPR = 02H.





Figure 3.18.12 Data Write Cycle (ND0FSPR = 02H)

3.18.6 Example of NAND-Flash Use



Note 1: By reset, both NDRE and NDWE pins become input ports (Port 71 and Port 72) And so require pull-up resistors.

Note 2: Use the NAND-Flash memory and board capacitance to set the correct value for the NDR/ \overline{B} pin pull-up resistor . 2 k Ω is a typical value.

Note 3: The NAND-Flash $\overline{\text{WP}}$ (write protect) pin is not supported by the TMP92CA25. It must be provided by an external circuit if required.

Figure 3.18.13 Example of NAND-Flash Connection

3.19 16-Bit Timer/Event Counters (TMRB0)

The TMP92CA25 incorporates one multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (one of them with a double buffer structure), a 16-bit capture register, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.

This chapter includes the following sections:

- 3.19.1 Block Diagrams
- 3.19.2 Operation of Each Block
- 3.19.3 SFRs
- 3.19.4 Operation in Each Mode
 - (1) 16-bit interval timer mode
 - (2) 16-bit programmable pulse generation (PPG) output mode

Channel TMRB0 Spec. External clock/capture trigger None input pins External pins Timer flip-flop output pins TB0OUT0 (also used as PC2) TB0RUN (1180H) Timer run register Timer mode register TB0MOD (1182H) Timer flip-flop control register TB0FFCR (1183H) TB0RG0L (1188H) TB0RG0H (1189H) SFR Timer register TB0RG1L (118AH) (Address) TB0RG1H (118BH) TB0CP0L (118CH) TB0CP0H (118DH) Capture register TB0CP1L (118EH) TB0CP1H (118FH)

Table 3.19.1 Pins and SFR of TMRB0

TOSHIBA




Figure 3.19.1 Block Diagram of TMRB0

3.19.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for timer 0. The prescaler clock (ϕ T0) is a divided clock (divided by 8) from the fFPH.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to "1"; the prescaler is cleared to 0 and stops operation when <TB0PRUN> is cleared to "0".

Timer counter input clock System clock Clock gear selection selection TMRB prescaler SYSCR1 SYSCR1 TB0MOD<TB0CLK1:0> <SYSCK> <GEAR2:0> $\phi T1(1/2)$ $\phi T4 (1/8)$ φT16 (1/32) 1 (fs) fs/16 fs/64 fs/256 000 (1/1) fc/16 fc/64 fc/256 001 (1/2) fc/32 fc/128 fc/512 1/8 0 (fc) 010 (1/4) fc/64 fc/256 fc/1024 011 (1/8) fc/128 fc/512 fc/2048 100 (1/16) fc/256 fc/1024 fc/4096

Table 3.19.2 Prescaler Clock Resolution

XXX: Don't care

(2) Up counter (UC10)

UC10 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks $\phi T1$, $\phi T4$ and $\phi T16$ can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC10 will be cleared to "0" each time its value matches the value in the timer register TB0RG1H/L. If clearing is disabled, the counter operates as a free-running counter.

Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

A timer overflow interrupt (INTTBOF0) is generated when UC10 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These 16-bit registers are used to set the interval time. When the value in the up counter UC10 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both Upper and Lower timer registers is always needed. For example, either using a 2-byte data transfer instruction or using a 1-byte data transfer instruction twice for the lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with a register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = "0", and enabled when <TB0RDE> = "1".


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC10) and the timer register TB0RG1H/L match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001188H and 001189H) allocated to them. If $\langle TB0RDE \rangle = "0"$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = "1"$, the value is written to the register buffer only.

The addresses of the timer registers are as follows:



The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counters.

All 16 bits of data in the capture registers should be read. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:

!	TMRB0		 		:
i	TB0CF	P0H/L	TB0C	P1H/L	1
	Upper 8 bits (TB0CPH)	Lower 8 bits (TB0CP0L)	Upper 8 bits (TB0CP1H)	Lower 8 bits (TB0CP1L)	1
!	00118DH	00118CH	00118FH	00118EH	

The capture registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of the up counter UC10 into TB0CP0H/L and TB0CP1H/L.

The value in the up counter can be loaded into a capture register by software. Whenever "0" is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in run mode (i.e., TB0RUN<TB0PRUN> must be held at a value of 1).

(6) Comparators (CP10 and CP11)

CP10 and CP11 are 16-bit comparators which compare the value in the up counter UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C0T1, TB0E1T1 and TB0E0T1>.

After a reset the value of TB0FF0 is undefined. If "00" is programmed to TB0FFCR <TB0FF0C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".

The values of TB0FF0 can be output via the timer output pin TB0OUT0 (which is shared with PC6). Timer output should be specified using the port B function register.

3.19.3 SFRs

TMRB0 Run Register

TB0RUN (1180H)

Read/Write R/W R/W R/W After reset 0 0 0 0												
Read/Write R/W R/W After reset 0 0 0 0 0 0 0 Function Double buffer 0: Disable 1: Enable 1: Enable 1: Count operation		7	6	5	4	3	2	1	0			
After reset 0 0 0 0 0 0 0 0 Function Double buffer write "0" 0: Stop 0: Stop 1: Operate 0: Stop and clear 1: Enable 0: Stop 0: Stop 0: Count operation	Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TB0RUN			
Function Double buffer write "0" 0: Stop Prescaler 0: Stop and clear 1: Enable 0: Stop and clear 1: Run (Count up)	Read/Write	R	W			R	W		R/W			
buffer write "0" 0: Stop Prescaler UC10 0: Disable 1: Enable 0: Stop and clear 1: Run (Count up)	After reset	0	0			0	0		0			
1: Enable 1: Run (Count up) Count operation	Function						-		Up counter UC10			
						1: Operate	1					
1 Count								0 Stop	and clear			

Note: 1, 4 and 5 of TB0RUN are read as undefined values.

Figure 3.19.2 The Registers for TMRB

-write




Figure 3.19.3 The Registers for TMRB0

Software capture

1

TB0CP0H/L.

Undefined

The value in the up counter is captured to




Figure 3.19.4 The Registers for TMRB

TMRB0 register

		7	6	5	4	3	2	1	0							
TB0RG0L	bit Symbol				_	-										
(1188H)	Read/Write				V	V										
	After reset				Unde	fined										
TB0RG0H	bit Symbol		_													
(1189H)	Read/Write				V	V										
	After reset		Undefined													
TB0RG1L	bit Symbol		— W													
(118AH)	Read/Write															
	After reset		Undefined													
TB0RG1H	bit Symbol															
(118BH)	Read/Write				V	V										
	After reset				Unde	fined										
TB0CP0L	bit Symbol				_	-										
(118CH)	Read/Write				V	٧										
	After reset				Unde	fined										
TB0CP0H	bit Symbol				-	-										
(118DH)	Read/Write				V	V										
	After reset				Unde	fined										
TB0CP1L	bit Symbol				_	-										
(118EH)	Read/Write				V	V										
	After reset				Unde	fined										
TB0CP1H	bit Symbol				-	-										
(118FH)	Read/Write		·	·	V	v	·		·							
	After reset				Unde	fined										

Note: All registers are prohibited to execute read-modify-write instruction.

Figure 3.19.5 The Registers for TMRB

3.19.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals.

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1H/L.

```
5
                                      2
                                          1
TBORUN
                       0
                          Χ
                              Χ
                                      0
                                                     Stop TMRB0.
INTETB01
                              0
                                                     Enable INTTB01 and set interrupt level 4. Disable INTTB00.
TB0FFCR
                           0
                              0
                                                     Disable the trigger.
TB0MOD
                              0
                                                     Select internal clock for input and disable the capture function.
                                        = 01, 10, 11)
 TB0RG1
                                                     Set the interval time (16 bits).
                                                     Start TMRB0.
TB0RUN
X: Don't care, -: No change
```

(2) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is enabled by the match of the up counter UC10 with timer register TB0RG0H/L or TB0RG1H/L and is output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0H/L) < (Value set in TB0RG1H/L)




Figure 3.19.6 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 10 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature facilitates the handling of low duty waves.




Figure 3.19.7 Operation of Register Buffer

The following block diagram illustrates this mode.




Figure 3.19.8 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:

			7	6	5	4	3	2	1	0		
Г	TB0RUN	\leftarrow	0	0	Χ	Χ	_	0	Χ	0	Disable the TB0RG0H/L double buffer and stop TMRB0.	
	TB0RG0H/L	\leftarrow	*	*	*	*	*	*	*	*		
			*	*	*	*	*	*	*	*	Set the duty ratio (16 bits).	
	TB0RG1H/L	\leftarrow	*	*	*	*	*	*	*	*	0.44.4	
			*	*	*	*	*	*	*	*	Set the frequency (16 bits).	
	TB0RUN	←	1	0	Χ	Χ	-	0	Χ	0	Enable the TB0RG0H/L double buffer. (The duty and frequency are changed on an INTTB01 interrup	t.)
	TB0FFCR	←	1	1	0	0	1	1	1	0	Set the mode to invert TB0FF0 at the match with TB0RG0H/L/TB0RG1H/L. Set TB0FF0 to "0".	
	TB0MOD	\leftarrow	0	0	1	0	0	1	*	*	Select the Prescaler output clock as the input clock and disab	le
						(** =	01,	10,	11)	the capture function.	
L	PCCR	\leftarrow	_	1	Χ	Χ	_	_	_	_	Set PC6 to function as TB0OUT0.	
	PCFC	\leftarrow	_	1	Χ	Χ	_	_	_	_	Set PC6 to function as TB00010.	
	TB0RUN	\leftarrow	1	0	Χ	Χ	_	1	Χ	1	Start TMRB0.	
	X: Don't care,	–: No	o cha	ange	Э							

3.20 Touch Screen Interface (TSI)

The TMP92CA25 has an interface for a 4-terminal resistor network touch screen.

This interface supports two procedures: an X/Y position measurement and touch detection.

Each procedure is executed by setting the TSI control register (TSICR0 and TSICR1) and using an internal AD converter.

3.20.1 Touch Screen Interface Module Internal/External Connection




Figure 3.20.1 External Connection of TSI




Figure 3.20.2 Internal Block Diagram of TSI

3.20.2 Touch Screen Interface (TSI) Control Register

TSI Control Register

TSICR0 (01F0H)

	7	6	5	4	3	2	1	0
Bit symbol	TSI7		PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
Read/Write	R/W		R			R/W		
After reset	0		0	0	0	0	0	0
Function	0: Disable 1: Enable		Detection condition 0: no touch 1: touch	INT4 interrupt control 0: Disable 1: Enable	SPY 0:OFF 1:ON	SPX 0:OFF 1:ON	SMY 0:OFF 1:ON	SMX 0:OFF 1:ON

PXD (Internal Pull-down resistance) ON/OFF setting

<pxen></pxen>	0	1
0	OFF	OFF
1	ON	OFF

Debounce Time Setting Register

TSICR1 (01F1H)

	7	6	5	4	3	2	1	0								
Bit symbol	DBC7	DB1024	DB256	DB64	DB8	DB4	DB2	DB1								
Read/Write			R/W													
After reset	0	0	0 0 0 0 0 0													
Function	0: Disable	1024	256	64	8	4	2	1								
	1: Enable		Debounce time is set by the formula " $(N \times 64 - 16)/f_{SYS}$ ".													
		"N"	"N" is the number of bits between bit6 and bit0 which are set to "1". Note2)													

Note1: Since an internal clock is used for the debounce circuit, when IDLE1, STOP mode, the de-bounce circuit don't operate and also interrupt which through this circuit is not generated. When IDLE1, STOP mode, set this circuit to disable (Write "0" to TSICR1<DBC7>) before entering HALT state.

Note2: Ex:

TSICR1=95H \rightarrow N = 64 + 4 + 1 = 69

3.20.3 Touch Detection Procedure

The Touch detection procedure shows procedure until a pen is touched by the screen and it is detected.

By touching, TSI generates interrupt (INT4) and this procedure terminates. After an X/Y position measuring procedure is terminated, return to this procedure and wait for the next touch.

When the waiting state, make ON only the SPY switch ON and OFF the other 3 switches (SMY, SPX and SMX).

The pull-down resistor that is connected to the P96/INT4/PX pin is ON when the SPX switch is OFF.

During this waiting state, P96/INT4/PX pin's level is L because the internal Pull-down resistors (PXD) between the X and Y directions in the touch screen are not connected and INT4 is not generated.

When the pen touches the screen, P96/INT4/PX pin's level is H because the internal resistors between the X and Y directions in the touch screen are connected and INT4 is generated.

In order to avoid the generation of several interrupts from one touch, a debounce circuit is used, as below.

This can ignore the pulse under the time which is set to TSICR1 register.

The circuit detects the rising of signal, counts-up the time of the counter which is set, after count, receive the signal internal. During counting, when the signal is set to Low, counter is cleared. And the state become to state of waiting a rising edge.




Figure 3.20.3 Block Diagram of Debounce Circuit




Figure 3.20.4 Timing Diagram of Debounce Circuit

3.20.4 X/Y Position Measuring Procedure

During the INT4 routine, execute an X/Y position measuring procedure as below.

<X position measurement>

Make both the SPX and SMX switches ON, and the SPY and SMY switches OFF.

With this setting, an analog voltage which shows the X position will be input to the PG3/MY/AN3 pin. The X position can be measured by converting this voltage to digital code using the AD converter.

<Y position measurement>

Next, make both the SPY and SMY switches ON and the SPX and SMX switches OFF.

With this setting, an analog voltage which shows the Y position will be input to the PG2/MX/AN2 pin. The Y position can be measured by converting this voltage to digital code using the AD converter.

The above analog voltage which is inputted to AN3 or AN2 pin can be calculated as follows.

It is the ratio between the resistance value in the TMP92CA25F and the resistance value in the touch screen as shown in Figure 3.20.5.

Therefore, if the pen touches an area on the touch screen, the analog voltage will be neither $3.3\,\mathrm{V}$ nor $0.0\,\mathrm{V}$.

Please remember to take into consideration the variation in the rate of resistance.

It is also recommended that an average taken from several AD conversions be adopted as the correct code.





Figure 3.20.5 Calculation Analog Voltage

3.20.5 Flow Chart for TSI

(1) Touch detection procedure

Main routine:



(2) X/Y position measurement procedure

INT4 routine:




Figure 3.20.6 Flow Chart for TSI


Following pages explain each circuit condition of (a), (b) and (c) in above flow chart.

(a) Main routine (condition of waiting INT4 interrupt) (pbfc)<P96F>,<P97F>= "1" : P96: int4/PX , P97:PY

(inte34) : Set interrupts level of INT4


(tsicr0)=98h : Pull down resister on, SPY on, Interrupt-set<TWIEN>

: Enable interrupt ei




(b) X position measurement (Start A/D conversion)

(tsicr0)=85h : SMX, SPX on (admod1)=83h : AN3 measure (admod0)=01h : A/D start



(c) Y position measurement (Start A/D conversion)

(tsicr0)=8ah : SMY, SPY on (admod1)=82h : AN2 measure (admod0)=01h : A/D start



3.21 I²S (Inter-IC Sound)

An I2S format compatible serial output circuit is built-in.

This product can be used in digital audio system applications by connecting LSI for sound generation (e.g., a DA converter).

This circuit has both I^2S mode and general SIO mode. But both modes have only clock output and data transmitting functions.

Table 3.21.1 shows an outline for each mode.

Table 3.21.1 Outline for Each Mode

	I ² S mode	SIO mode					
1) Format	I ² S-format compatible	General					
	(Only master and transmitting)	(Only master and transmitting)					
2) Used pin	1. I2SCKO (Clock output)	1. I2SCKO (Clock output)					
	2. I2SDO (Clock output)	2. I2SDO (Data output)					
	3. I2SWS (Word select output)						
3) WS frequency	Selectable either fs/4 or TA1OUT (TMRA1 output)	_					
4) Baud rate (at fc = 40 MHz)	, ,), 10, 5, or 2.5 Mbps					
5) Transmittion buffer	16 bytes × 2 channels (Right, left)	32 bytes					
6) Direction of data	Selectable either M	SB first or LSB first					
7) Data length	Selectable either 8 bits or 16 bits						
8) Edge of clock	Selectable either rising edge or falling edge						
9) Interrupt	INTI2S (FIFO empty interrupt)						

3.21.1 Block Diagram




Figure 3.21.1 I²S Block Diagram

TOSHIBA

3.21.2 SFR

The following tables show the SFR for I²S. This I²S is connected to the CPU by the 16-bit data bus. When the CPU accesses the SFR, use a 2-byte load instruction.

I2SCTL0 Register

I2SCTL0 (080EH)

	7	6	5	4	3	2	1	0
Bit symbol	TXE	FMT	BUSY	DIR	BIT	MCK1	MCK0	I2SWCK
Read/Write	R	W	R			R/W		
After reset	t 0 0		0	0	0	0	0	0
Function	Transmit	Mode	Status	First bit	Bit number	Baud rate		WS clock
	0: Stop 0: I ² S		0: Stop	0: MSB	0: 8 bits 00: f _{SYS}		10: f _{SYS} /4	0: fs/4
	1: Start	1: SIO	1: Under	1: LSB	1: 16 bits	01: f _{SYS} /2	11: f _{SYS} /8	1: TA1OUT
			transmitting					

Note: <I2SWCK> is effective only for I²S mode.

(080FH)

	15	14	13	12	11	10	9	8
Bit symbol	I2SWLVL	EDGE	I2SFSEL	12SCLKE				SYSCKE
Read/Write		R/	W					R/W
After reset	0	0	0	0				0
Function	WS level 0: Low left 1: High left	Clock edge for data out 0: Falling 1: Rising	Select for stereo 0: Stereo (2 channels) 1: Monaural (1 channel)	Clock enable (After transmit) 0: Operation 1: Stop				System clock 0: Disable 1: Enable

Note: <I2SWLVL>, <I2FSEL> and <I2SCLKE> are effective only in I²S mode.

I2SBUFR Register

I2SBUFR (0800H) Read-modifywrite instruction is prohibited

	15															
Bit symbol	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
Read/Write		W														
After reset		Undefined														
Function		Register for transmitting buffer (FIFO) (Right channel)														

I2SBUFL Register

I2SBUFL (0808H) Read-modifywrite instruction is

prohibited


		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
.	Bit symbol	L15	L14 L13 L12 L11 L10 L9 L8 L7 L6 L5 L4 L3 L2 L1 L0														
	Read/Write		W														
-	After reset		Undefined														
	Function		Register for transmitting buffer (FIFO) (Left channel)														

Figure 3.21.2 I²S SFR

3.21.3 Explanation of I²S Mode

(1) Connection example

Figure 3.21.3 shows an example with external LSI.



Note: After reset, P90 to P92 are placed in a high-impedance state. Connect each pin with a pull-up or pull-down resistor as necessary.

Figure 3.21.3 Example with External LSI

(2) Procedure


A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.

In the interrupt routine, write the next transmission data to the FIFO.

The following shows a setting example and timing diagram.

(Setting example) Transmitting by I^2S mode, I2SWS = 8.192 kHz, I2SCKO = 10 MHz, synchronous with rising edge (at $f_{SYS} = 20$ MHz)

				0 1	0	_		,	
(Main routine)									
	7	6	5	4	3	2	1	0	
INTE5I2S	Χ	0	0	1	Χ	_	_	_	Set interrupts level.
P9CR	_	_	_	_	_	0	0	0	Set pins to P90 (I2SCKO), P91 (I2SDO), and P92 (I2SWS).
P9FC	_	_	_	_	_	1	1	1	
I2SCTL0	0	0	_	0	0	0	1	0	Set I ² S mode, MSB first, 8 bits, f _{SYS} /2 clocks.
	0	1	0	1	0	0	0	1	Set rising edge, clock stop.
I2SBUFR	**	**	**	**	**	**	**	**	Write 16-byte data to FIFO for right (8 times).
I2SBUFL	**	**	**	**	**	**	**	**	Write 16-byte data to FIFO for left (8 times).
I2SCTL0	1	0	_	0	0	0	1	0	Start transmitting.
	0	1	0	1	0	0	0	1	
(INTI2S interrupt r	outir	ne)							
I2SBUFR	**	**	**	**	**	**	**	**	Write 16-byte data to FIFO for right (8 times).
I2SBUFL	**	**	**	**	**	**	**	**	Write 16-byte data to FIFO for left (8 times).
X: Don't care, -: N	lo ch	ang	е						






Figure 3.21.5 Detail Timing Diagram

(3) Notes

1) INTI2S timing

INTI2S is generated after the last data of FIFO is loaded to the internal shifter. FIFO is now empty and it is possible to write the next data.

2) I2SCTL0<TXE>

A transmission is started by programming "1" to the <TXE> register and stopped by writing "0".

After<TXE> is programmed "1" once, the transmission is repeated automatically from right to left in order, alternately.

If a transmission should be stopped, program "0" to <TXE> after <BUSY> changes to "0" in the INTI2S interrupt routine.

When <TXE> is programmed "0" during transmitting, transmitting stops immediately.

3) FIFO size

A 16-byte FIFO is provided for both right and left channels. It is not necessary to use all data, but please use the even numbers (2, 4 ... 16).

4) I2SCTL0<I2SFSEL>

Write "1" to <I2SFSEL> and use the right channel FIFO for monaural.

It is not necessary to write data to the left channel FIFO. Channel transmission data is fixed at "0".

5) Address for I2SBUFR and I2SBUFL


If writing data to I2SBUFR or I2SBUFL, use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR selectable from 0800H to 0803H, and I2SBUFL is selectable from 0808H to 080BH.

3.21.4 Explanation of SIO Mode

(1) Connection example

Figure 3.21.6 shows an example with external LSI.



Note: Since P90 to P91 become high impedance by reset, connect a pull-up or pull-down resistor if necessary.

Figure 3.21.6 Example with External LSI

(2) Procedure

A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.

In the interrupt routine, write the next transmission data to the FIFO.

The following shows a setting example and timing diagram.

(Setting example) Transmitting by SIO mode, I2SCKO = 10 MHz, synchronous with rising edge (at $f_{SYS} = 20 \text{ MHz}$)

```
(Main routine)
INTE5I2S
                                                      Set interrupts level.
P9CR
                                                      Set pins to P90 (I2SCKO) and P91 (I2SDO).
P9FC
I2SCTL0
                                                      Set SIO mode, LSB first, 8 bits, f<sub>SYS</sub>/2 clocks.
                                   0
                                      0
                                                      Set rising edge.
I2SBUFR
                                                      Write 32-byte data to FIFO (16 times).
I2SCTL0
                                   0
                                       0
                                                      Start transmitting.
                                   0
(INTI2S interrupt routine)
I2SBUFR
                                                      Write 32-byte data to FIFO (16 times).
       If <BUSY> = "1" then WAIT else NEXT
                                                      Confirm termination of the 32-byte data transfer.
I2SCTL0
                                      0 1
                                                      Start transmitting.
                               1
                                   0
                                   0
                                      0 0 1
X: Don't care, -: No change
```




Figure 3.21.7 Whole Timing




Figure 3.21.8 Detail Timing

(3) Notes

1) INTI2S timing

INTI2S is generated after the last data of FIFO is loaded to the internal shifter. FIFO is now empty and it is possible to write the next data.

2) I2SCTL0 <TXE>

A transmission is started by programming "1" to the <TXE> register and stopped by programming "0".

<TXE> register is cleared to "0" when <BUSY> changes from "1" to "0".

When <TXE> is programmed "0" during transmitting, transmitting stops immediately.

3) FIFO size

A 32-byte FIFO is provided for SIO mode. It is not necessary to use all data but please use even numbers (2, 4 ... 32).

The <BUSY> will be changed to "0" and <TXE> will be cleared to "0" automatically after transmitting all programmed data to FIFO. In case of continuous transmitting, program "1" to <TXE> after programming data to FIFO.

The number of data programmed to FIFO is counted automatically and held by programming "1" to <TXE>.

4) Address for I2SBUFR and I2SBUFL

If writing data to I2SBUFR (I2SBUFL cannot be written), use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR is selectable from 0800H to 0803H.

3.22 Power Supply Backup (Power Supply Backup)

TMP92CA25 includes three type power supply systems.

Analog Power supply input (AVCC - AVSS)

Digital Power suppy input (DVCC - DVSS)

Power supply input for RTC (RTCVCC - DVSS)

Each Power supply is independent.




Figure 3.22.1 Power supply input system




Figure 3.22.2 Outside circuit example for PSB

TMP92CA25 has the power supply backup mode which is desighed to work for only low-speed oscillator, RTC and port M under sub battery supply. TMP92CA25 is set to the power supply backup mode by using the $\overline{\text{BE}}$ pin (Backup enable) and the $\overline{\text{RESET}}$ pin.

Figure 3.22.3 and Figure 3.22.4 shows the timing diagram of $\overline{\text{BE}}$ pin and $\overline{\text{RESET}}$ pin.




Figure 3.22.3 Shift from Normal Mode to PSB Mode




Figure 3.22.4 Shift from PSB Mode to NORMAL Mode

Backup enable pin (\overline{BE})

Low frequency oscillator, RTC and Port M can work also if $\overline{BE} = \text{``L''}$.

If \overline{BE} = "L", Low frequency oscillator, RTC and Port Mare separated from CPU and so on in internal. Therefore, it is prohibited accessing to RTC register and Port M. In addition, Low frequency oscillator (fs) isn't provided except RTC circuit (Melody Alarm generator etc.). So, \overline{ALARM} (= output function of RTC) can output from PM2 pin, if port is set before set to \overline{BE} = "L".

Note:

- 1: If "H" level signal was inputted to general purpose port with power off condition, current is used more than always. Therefore, set to "I" level or High-impedance condition. If this back up function is used, set $\overline{\text{BE}}$ pin to "L" level when DVCC power off.
- 2: When \overline{BE} pin is set to "L", Low frequency oscillator operation become same with EMCCR0<DRVOSCL> = "0", forcibly. Therefore, don't set to \overline{BE} = "L", when it is not operated Low frequency oscillator.
- 3: When \overline{BE} pin is set to "L", PM2, PM1 pins condition change according to setting value of PMDR<PM2D, PM1D>. If keep output PM2, PM1 pins write "11" to <PM2D, PM1D> before set to \overline{BE} = "L".
- 4: If release \overline{RESET} , release \overline{RESET} after $\overline{BE} = \text{"H"}$.

3.23 External bus release function

TMP92CA25 have external bus release function that can connect bus master to external. Bus release request (BUSRQ), bus release answer (BUSAK) pin is assigned to Port L6 and L7. And, it become effective by setting to PLCR and PLFC.

Figure 3.23.1 shows operation timing. Time that from BUSRQ pin inputted "0" until busis released (BUSAK is set to "0") depend on instruction that CPU execute at that time.




Figure 3.23.1 Bus release function operation timing

3.23.1 Non release pin

If it received bus release request, CPU release bus to external by setting $\overline{\text{BUSAK}}$ pin to "0" without start next bus. In this case, pin that is released have 3 types (A, B and C). Eve operation that set to high impedance (HZ) is different in 3 types. Table 3.23.1 shows support pin for 3 types. Any pin become non release pin only case of setting to that function by setting port. Therefore, if pin set to output port and so on, it is not set non relase pin, and it hold previous condition.

	Table 3.23.1 Non release pin								
Туре	Eve operation that set to HZ	Support function (Pin name)							
A	Drive "1"	A23-A16(P67-P60), A15-A0, RD (P70), WRLL (P71), WRLU (P72), EA24(P73), EA25(P74), R/ W (P75), CS0 (P80), CS1 (P81), SDCS (P81), CS2 (P82), CSZA (P82), CS3 (P83), CSZB (P84), CSZC (P85), CSZD (P86), CSZE (P87), EA24(PC6), EA25(PC7), CSZF (PC7), SRLLB, SDRAS (PJ0), SRLUB, SDCAS (PJ1), SRWR, SDWE (PJ2), SDCLK(PF7), SDLLDQM(PJ3), SDLUDQM(PJ4)							
В	Drive "0"	SDCKE(PJ7)							
С	None operation	D15-D8(P17-P10), D7-D0							

Table 3.23.1 Non release pin

3.23.2 Connection example

Figure 3.23.2 show connection example.




Figure 3.23.2 Connection example

3.23.3 Note

If use bus release function, be careful following notes.

1) Prohibit using this function together LCD controller and, SDRAM controller If use this function, prohibit use LCD controller in SR mode. And, prohibitalso SDRAMC basically, but if external bus master use SDRAM, set SDRAM to SR (self refresh) condition before bus release request. And, when finish bus release, release SR condition. In this case, confirm each condition by handshake of general purpose port.

2) Support standby mode

The condition that can receive this function is only CPU operationg condition and during IDLE2 mode. During IDLE1 and STOP condition don't receive. (Bus release function is ignored).

3) Internal resource access disable

External bus master cannot access to internal memory and internal I/O of TMP92CA25. Internal I/O operation during bus releasing.

4) Internal I/O operation during bus releasing

Internal I/O continue operation during bus releasing, please be careful. And, if set the watchdog timer, set runaway time by consider bus release time.

5) Non release pin

Control output pin for NAND-Flash ($\overline{\text{NDOCE}}$, $\overline{\text{NDICE}}$, NDALE, NDCLE, $\overline{\text{NDRE}}$, $\overline{\text{NDWE}}$) are not non release pins.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5 to 4.0	V
Input Voltage	V _{IN}	-0.5 to VCC + 0.5	V
Output Current	l _{OL}	2	mA
Output Current (MX, MY pin)	l _{OL}	15	mA
Output Current	loh	-2	mA
Output Current (PX, PY pin)	loh	-15	mA
Output Current (Total)	Σ l _{OL}	80	mA
Output Current (Total)	Σ ΙΟΗ	-80	mA
Power Dissipation (Ta = 85°C)	P _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	-65 to 150	°C
Operation Temperature	T _{OPR}	-20 to 70	°C

Note: The Absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability of lead free products

Test parameter	Test condition	Note		
Solderability	(1) Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux	Pass: solderability rate until forming ≥ 95%		
	(2) Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead-free)			

4.2 DC Electrical Characteristics (1/2)

 $V_{CC} = 3.3 \pm 0.3 \text{V/X1} = 6 \text{ to } 40 \text{ MHz/Ta} = -20 \text{ to } 70^{\circ}\text{C}$ $V_{CC} = 2.7 - 3.6 \text{V/X1} = 6 \text{ to } 27 \text{ MHz/Ta} = -20 \text{ to } 70^{\circ}\text{C}$

Parameter	Symbol	Min	Тур.	Max	Unit	Cond	dition
Power supply voltage (DVCC = AVCC)	V _{CC}	3.0		3.6	V	X1 = 6 to 40 MHz	XT1 = 30 to 34 kHz
(DVSS = AVSS = 0 V)	100	2.7		0.0	·	X1 = 6 to 27 MHz	7
Input low voltage for D0 to D7 P10 to P17 (D8 to D15)	V _{ILO}			0.6			
Input low voltage for P40 to P47, P50 to P57, P60 to P67, P71 to P76, P90, P93 to P94, PC4 to PC7, PF3 to PF6, PG0 to PG3, PJ5 to PJ6, PK4 to PK7, PL4 to PL7	V _{IL1}	-0.3		0.3 × V _{CC}	V		
Input low voltage for P91 to P92, P96 to P97, PA0 to PA7, PC0 to PC3, PF0 to PF2, BE, RESET	V _{IL2}			0.25 × V _{CC}			
Input low voltage for AM0 to AM1	V _{IL3}			0.3			
Input low voltage for X1, XT1	V _{IL4}			0.2 × V _{CC}			
Input high voltage for D0 to D7 P10 to P17 (D8 to D15)	V _{IH0}	2.0					
Input high voltage for P40 to P47, P50 to P57, P60 to P67, P71 to P76, P90, P93 to P94, PC4 to PC7, PF3 to PF6, PG0 to PG3, PJ5 to PJ6, PK4 to PK7, PL4 to PL7	V _{IH1}	0.7 × V _{CC}		V _{CC} + 0.3	V		
Input high voltage for P91 to P92, P96 to P97, PA0 to PA7, PC0 to PC3, PF0 to PF2, BE, RESET	V _{IH2}	V _{IH2} 0.75 × V _{CC}					
Input high voltage for AM0 to AM1	V _{IH3}	V _{CC} - 0.3					
Input high voltage for X1, XT1	V _{IH4}	0.8 × V _{CC}					

DC Electrical Characteristics (2/2)

Parameter	Symbol	Min	Тур.	Max	Unit	Condition		
Output low voltage	V_{OL}			0.45		I _{OL} = 1.6 mA		
Output high voltage	V _{OH1}	2.4		,	V	ΙΟΗ = -400 μΑ		
Output high voltage	V _{OH2}	$0.9 \times V_{CC}$				$I_{OH} = -20 \mu A$		
Internal resistor (ON) MX, MY pins	IMon			30	Ω	V _{OL} = 0.2V		
Internal resistor (ON) PX, PY pins	IMon			30	52	$V_{OH} = V_{CC} - 0.2V$	$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	
Input leakage current	ILI		0.02	±5	μΑ	$0.0 \leq V_{IN} \leq V_{CC}$		
Output leakage current	ILO		0.05	±10	μА	$0.2 \le V_{IN} \le V_{CC} - 0$.2 V	
Power down voltage at STOP (for internal RAM backup)	V _{STOP}	1.8		3.6	٧	$\begin{aligned} V_{IL2} &= 0.2 \times V_{CC}, \\ V_{IH2} &= 0.8 \times V_{CC} \end{aligned}$		
Pull-up resistor for RESET , PA0 to PA7	R _{RST}	00		500	1.0			
Programmable pull down resistor for p96	R _{KH}	80		500	kΩ			
Pin capacitance	C _{IO}			10	pF	fc = 1 MHz		
Schmitt width for P91 to P92, P96 to P97, PA0 to PA7,PC0 to PC3, PF0 to PF2, BE, RESET	V _{TH}	0.4	1.0		V			
NORMAL (Note 2)			42	65		$V_{CC} = 3.6 \text{ V}, \text{ fc} = 40$) MHz	
IDLE2			13	26	mA			
IDLE1			3.1	8.7				
SLOW (Note 2)			41	110			$_{CC} = 3.6 \text{ V},$	
SLOW (Note 2)			41	70		Ta ≤ 50°C fs	= 32 kHz	
IDLE2	Icc		15	80		Ta ≤ 70°C		
IDLLE			15	30	μА	Ta ≤ 50°C		
IDLE1			4	60	μΛ	Ta≤70°C		
IDLL				20		Ta ≤ 50°C		
STOP			0.2	50		Ta≤70°C V _C	V _{CC} = 3.6 V	
			0.2	15		Ta ≤ 50°C		

Note 1: Typical values are for when $Ta = 25^{\circ}C$ and VCC = 3.3 V unless otherwise noted.

Note 2: ICC measurement conditions (NORMAL, SLOW):

All functions are operational; output pins except the bus pin are opened, and input pins are fixed.

Bus pin $C_L = 30 \ pF$

4.3 AC Characteristics

4.3.1 Basic Bus Cycle

Read cycle

No.	Parameter	Symbol	Variable		40 MHz	36 MHz	27 MHz	Unit
INO.	raiametei	Symbol	Min	Max	40 1011 12	30 WII 12	27 1011 12	Offit
1	OSC period (X1/X2)	tosc	25	166.7	25	27.7	37.0	
2	System clock period (= T)	tcyc	50	333.3	50	55.5	74.0	
	SDCLK low width	t _{CL}	0.5 T – 15		10	12.7	22	
4	SDCLK high width	tCH	0.5 T – 15		10	12.7	22	
5-1	A0 to A23 valid \rightarrow D0 to D15	t _{AD} (3.0 V)		2.0 T – 30	70	81	=	
0.	Input at 0 waits	t _{AD (2.7 V)}		2.0 T – 35	-	-	113	
5-2	A0 to A23 valid \rightarrow D0 to D15	t _{AD3} (3.0 V)		3.0 T – 30	120	136.5	-	
3-2	Input at 1 wait	t _{AD3} (2.7 V)		3.0 T – 35	-	-	187	
	== (III	t _{RD(a)}		1.5 T – 30	45	53.3	81	
6-1	RD falling → D0 to D15 Input at 0 waits	t _{RD(b)}		1.25 T – 30	32.5	39.5	62.5	
	input at 0 waits	t _{RD(c)}		1.0 T – 30	20	25.7	44	
		t _{RD3(a)}		2.5 T – 30	95	108.8	155	
6-2	RD falling → D0 to D15 Input at 1 wait	t _{RD3(b)}		2.25 T – 30	82.5	95	136.5	
	input at 1 wait	t _{RD3(c)}		2.0T - 30	70	312	118	
		t _{RR(a)}	1.5 T – 20		55	63.2	91	
7-1	RD low width at 0 waits	t _{RR(b)}	1.25 T – 20		42.5	49.4	72.5	
		t _{RR(c)}	1.0 T – 20		30	35.6	54	
		t _{RR3(a)}	2.5 T – 20		105	118.8	165	ns
7-2	RD low width at 1 wait	t _{RR3(b)}	2.25 T – 20		92.5	105	146.5	
		t _{RR3(c)}	2.0 T – 20		80	91.2	128	
		t _{AR(a)}	0.5 T – 20		5	7.7	17	
8	A0 to A23 valid $\rightarrow \overline{RD}$ falling	t _{AR(a)}	0.75 T – 20		17.5	21.5	35.5	
	-	t _{AR(a)}	1.0 T – 20		30	35.3	54	
		t _{RK(a)}	0.5 T – 20		5	7.7	17	
9	\overline{RD} falling $\rightarrow SDCLK$ rising	t _{RK(b)}	0.25 T – 20		-7.5	-6.1	-1.5	
	3	t _{RK(c)}	0 T – 20		-20	-20	-20	
10	A0 to A23 valid → D0 to D15 hold	tHA	0		0	0	0	
11	RD rising → D0 to D15 hold	tHR	0		0	0	0	
12	WAIT setup time	t _{TK}	15		15	15	15	
13	WAIT hold time	t _{KT}	5		5	5	5	
14	Data byte control access time for SRAM	t _{SBA}		1.5 T – 30	45	53.3	81	
		t _{RRH(a)}	0.5 T – 15		10	12.7	22	
15	RD high width	t _{RRH(b)}	0.75 T – 15		22.5	26.5	40.5	
		t _{RRH(c)}	1.0 T – 15		35	40.3	59	

AC measuring condition

• Output: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \text{ pF}$

• Input: High = 0.9 VCC, Low = 0.1 VCC

Note1: The figures in the "Variable" column cover the whole VCC range (2.7 V to 3.6 V). Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.

Note2: The figures in the (a), (b) and (c) of "Symbol" column shows difference of falling timing of \overline{RD} pin. Falling timing of \overline{RD} pin is set by MEMECR0<RDTMG1:0>. If MEMCR0<RDTMG1:0> is "00", it correspond with (a) in above table, and "01" is (b), "10" is (c).

Write cycle


No.	Parameter	Symbol	Varia	able	40 MH-	26 M⊔-	27 MHz	Unit
INO.	raidilletei	Symbol	Min	Max	40 WII 12	30 IVII 12	27 1011 12	Offic
16-1	D0 to D15 valid $\rightarrow \overline{WRxx}$ rising at 0 waits	t _{DW}	1.25T – 35		27.5	34.3	57.5	
16-2	D0 to D15 valid $\rightarrow \overline{WRxx}$ rising at 1 wait	t _{DW3}	2.25T – 35		77.5	89.8	131.5	
17-1	WRxx low width at 0 waits	t _{WW}	1.25T – 30		32.5	34.3	62.5	
17-2	WRxx low width at 1 wait	t _{WW3}	2.25T - 30		82.5	89.8	136.5	
18	A0 to A23 valid $\rightarrow \overline{WR}$ falling	t _{AW}	0.5T – 20		5	7.7	17	
19	$\overline{\text{WRxx}}$ falling \rightarrow SDCLK rising	t _{WK}	0.5T – 20		5	7.7	17	
20	$\overline{\text{WRxx}}$ rising \rightarrow A0 to A23 hold	t _{WA}	0.25T – 5		7.5	8.8	13.5	
21	$\overline{\text{WRxx}}$ rising \rightarrow D0 to D15 hold	t _{WD}	0.25T – 5		7.5	8.8	13.5	ns
22	\overline{RD} rising \rightarrow D0 to D15 output	t _{RDO} (3.0 V)	0.5T – 5		20	22.7		
22	Do to D 13 output	t _{RDO} (2.7 V)	0.5T – 7		_	_	30	
23	Write pulse width for SRAM	t _{SWP}	1.25T – 30		32.5	39.3	62.5	
24	Data byte control to end of write for SRAM	t _{SBW}	1.25T – 30		32.5	39.3	62.5	
25	Address setup time for SRAM	tsas	0.5T – 20		5	7.7	17	
26	Write recovery time for SRAM	tswR	0.25T – 5		7.5	8.8	13.5	
27	Data setup time for SRAM	tsds	1.25T – 35		27.5	34.3	57.5	
28	Data hold time for SRAM	tSDH	0.25T – 5		7.5	8.8	13.5	

AC measuring condition

- • Output: High = 0.7 VCC, Low = 0.3 VCC, C_L = 50 pF
- Input: High = 0.9 VCC, Low = 0.1 VCC

Note: The figures in the "Variable" column cover the whole VCC range (2.7 V to 3.6 V). Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.


(1) Read cycle (0 waits)



Note1: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.


Note2: RD pin falling timing depends on MEMCR0<RDTMG1:0> setting in memory controller.

(2) Write cycle (0 waits)




Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

(3) Read cycle (1 wait)



(4) Write cycle (1 wait)



4.3.2 Page ROM Read Cycle


(1) 3-2-2-2 mode

No.	Parameter	Symbol	Var	iable	40 MH=	26 MU-	27 MHz	Unit
INO.	Parameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	Z/ IVITIZ	Offic
1	System clock period (= T)	t _{CYC}	50	166.7	50	55.5	74	
2	A0, A1 \rightarrow D0 to D15 input	t _{AD2}		2.0T - 50	50	61	98	
3	A2 to A23 \rightarrow D0 to D15 input	t _{AD3}		3.0T – 50	100	116.5	172	
		t _{RD3(a)}		2.5T – 45	80	93.8	140	
4	RD falling → D0 to D15 input	t _{RD3(b)}		2.25T - 45	67.5	79.6	121.5	ns
		t _{RD3(c)}		2.0T – 45	55	66	103	
5	A0 to A23 Invalid → D0 to D15 hold	t _{HA}	0		0	0	0	
6	RD rising → D0 to D15 hold	t _{HR}	0		0	0	0	

AC measuring condition

- Output: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \text{ pF}$
- Input: High = 0.9 VCC, Low = 0.1 VCC

Note: The figures in the (a), (b) and (c) of "Symbol" column shows difference of falling timing of \overline{RD} pin. Falling timing of \overline{RD} pin is set by MEMECR0<RDTMG1:0>. If MEMCR0<RDTMG1:0> is "00", it correspond with (a) in above table, and "01" is (b), "10" is (c).



4.3.3 SDRAM Controller AC Characteristics

No.	Parameter	Symbol	Varia	able	40 MHz	36 MHz	27 MHz	Unit
NO.	r arameter	Symbol	Min	Max	40 WII 12	30 IVII 12	27 1011 12	Offic
1	Ref/active to ref/active command period	t _{RC}	2T		100	111	148	
2	Active to precharge command period	t _{RAS}	2T	12210	100	111	148	
3	Active to read/write command delay time	tRCD	Т		50	55.5	74	
4	Precharge to active command period	t _{RP}	Т		50	55.5	74	
5	Active to active command period	t _{RRD}	3T		150	166.5	222	
6	Write recovery time (CL* = 2)	t _{WR}	Т		50	55.5	74	
7	Clock cycle time (CL* = 2)	tcK	Т		50	55.5	74	
8	Clock high level width	tCH	0.5T – 15		10	12.7	22	
9	Clock low level width	t _{CL}	0.5T – 15		10	12.7	22	ns
10	Access time from clock (CL* =2)	t _{AC}		T – 30	20	25.5	44	115
11	Output data hold time	toH	0		0	0	0	
12	Data in setup time	t _{DS}	0.5T – 10		15	17	27	
13	Data in hold time	t _{DH}	T – 15		35	40.5	59	
14	Address setup time	tas	0.75T – 30		7.5	11.6	25.5	
15	Address hold time	t _{AH}	0.25T – 9		3.5	4.8	9.5	
16	CKE setup time	tCKS	0.5T – 15		10	12.7	22	
17	Command setup time	t _{CMS}	0.5T – 15		10	12.7	22	
18	Command hold time	tCMH	0.5T – 15		10	12.7	22	
19	Mode register set cycle time	t _{RSC}	Т		50	55.5	74	


CL*: CAS latency.


AC measuring conditions

 Output level: High = 0.7 VCC, Low = 0.3 VCC, C_L = 50 pF


• Input level: High = 0.9 VCC, Low = 0.1 VCC


(1) SDRAM read timing (CPU access or LCDC normal access)






(2) SDRAM write timing (CPU access)







(3) SDRAM burst read timing (Start of burst cycle)




(4) SDRAM burst read timing (End of burst cycle)




(5) SDRAM initialize timing



(6) SDRAM refresh timing



(7) SDRAM self refresh timing



4.3.4 NAND Flash Controller AC Characteristics

No.	Parameter	Symbol	Varia	ble	40 MH-	36 MHz	27 M⊔-	Unit
INO.		Symbol	Min	Max	40 1011 12	SO IVII IZ	Z1 IVII IZ	Offic
1	NDRE low width	t _{RP}	(1 + n) T – 12		38	43.5	62	
2	NDRE data access time	t _{REA} (3.0 V)		(1 + n) T – 25	25	30.5	ì	
		t _{REA} (2.7 V)		(1 + n) T – 30	-	-	44	
3	Read data hold time	tон	0		0	0	0	ns
4	NDWE low width	t _{WP}	(0.75 + n) T – 20		17.5	21.6	35.5	
5	Write data setup time	t _{DS}	(3.25 + n) T – 30		132.5	150.3	210.5	
6	Write data hold time	tDH	0.25 T – 2		10.5	11.8	16.5	

AC measuring conditions

• Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \text{ pF}$


• Input level: High = 0.9 VCC, Low = 0.1 VCC

Note 1: The "n" shown in "Variable" refers to the wait number which is set to NDnFSPR<SPW3:0> register.

Example: When NDnFSPR<SPW3:0> = "0001", $t_{RP} = (1 + n) T - 12 = 2T - 12$

Note 2: The figures in the "Variable" column cover the whole VCC range (2.7 V to 3.6 V). Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.

Example: (3.0V): VCC range = 3.0V to 3.6V




4.3.5 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

Parameter	Cumbal	Varia	able	40 MHz	36 MHz	27 MU-	Lloit
Parameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	Z/ WITZ	Offic
SCLK cycle	tscy	16T		0.8	0.888	1.184	μS
Output data → SCLK rising/falling	toss	t _{SCY} /2 - 4T - 110		90	114	186	
SCLK rising/falling → Output data hold	tons	t _{SCY} /2 + 2T + 0		500	554	740	
SCLK rising/falling → Input data hold	tHSR	3 T + 10		160	175	232	ns
SCLK rising/falling → Input data valid	tSRD		t _{SCY} - 0	800	888	1184	
Input data valid → SCLK rising/falling	t _{RDS}	0		0	0	0	

(2) SCLK output mode (I/O Interface mode)

Parameter	Symbol	Vari	able	40 MHz	36 MH-	27 MHz	Linit
raiailletei	Symbol	Min	Max	40 1011 12	30 WII 12	27 1011 12	Onne
SCLK cycle (Programmable)	tscy	16 T	8192T	8.0	0.888	1.184	μS
Output data → SCLK rising/falling	toss	t _{SCY} /2 - 40		360	404	552	
SCLK rising/falling → Output data hold	tohs	t _{SCY} /2 - 40		360	404	552	
SCLK rising/falling \rightarrow Input data hold	tHSR	0		0	0	0	ns
SCLK rising/falling → Input data valid	tSRD		t _{SCY} - 1T - 180	570	654	967	
Input data valid → SCLK rising/falling	t _{RDS}	1 T + 180		230	233	253	




4.3.6 Interrupt Operation

Parameter	Svmbol	Vari	able	40 MHz	36 MH-	27 M⊔-	Linit
Farameter	Symbol	Min	Max	40 1011 12	30 IVITIZ	27 101112	Offic
INT0 to INT5 low width	tINTAL	4 T + 40		240	262	336	ns
INT0 to INT5 high width	tINTAH	4 T + 40		240	262	336	115

4.3.7 LCD Controller (SR mode)

Parameter	Symbol	Var	iable	40 MH-	36 MHz	27 MU-	Lloit
Farameter	Symbol	Min	Max	40 1011 12	30 IVII IZ	27 1011 12	OTIIL
LCP0 clock period (= tm)	t _{CW}	2 T		100	111	148	
LCP0 high width	tcwH	0.5 tm - 12		38	43.5	62	
LCP0 low width	t _{CWL}	0.5 tm – 12		38	43.5	62	ns
Data valid → LCP0 falling	t _{DSU}	0.5 tm - 20		30	35.5	54	
LCP0 falling → Data hold	tDHD	0.5 tm – 5		45	50.5	69	




4.3.8 I²S Timing (I²S, SIO Mode)

Parameter	Cymbol	Var	Variable			27 MHz	Linit
Farameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	Z/ IVITIZ	Offic
I2SCKO clock period	tCR	Ţ		50	55	74	
I2SCKO high width	t _{HB}	0.5 t _{CR} - 15		10	12	22	
I2SCKO low width	t _{LB}	0.5 t _{CR} - 15		10	12	22	ns
I2SDO, I2SWS setup time	t _{SD}	0.5 t _{CR} - 15		10	12	22	
I2SDO, I2SWS hold time	t _{HD}	0.5 t _{CR} - 5		20	22	32	

AC measuring conditions

• Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 10 \text{ pF}$




4.3.9 SPI control Timing

Parameter	Symbol	Vai	riable	40 MU-	36 MHz	27 MU-	Unit
Parameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	Z/ IVITIZ	Offic
SPCLK frequency (=1/S)	t _{CR}		20	20	18	13.5	MHz
SPCLK rising time	t _{HB}		6	6	6	6	
SPCLK falling time	t _{LB}		6	6	6	6	
SPCLK Low pulse width	t _{SD}	0.5S -6		19	21	31	İ
SPCLK High pulse width	t _{HD}	0.5S -13		12	14	24	İ
Output data valid → SPCLK rise		0.5S -18		7	9	19	ns
Output data valid → SPCLK fall		0.5S -21		4	6	16	İ
SPCLK rise → Output data hold		0.5S -10		15	17	27	İ
Input data valid → SPCLK rise		0S + 5		5	5	5	
SPCLK rise → Input data hold		0S + 5		5	5	5	


AC measuring conditions

- Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 25 \text{ pF}$
- Input level: High = 0.9 VCC, Low = 0.1 VCC



4.3.10 External bus release function

Denomotor	O. wash ad	Variable		40 MU=		20 MI I-		27 M⊔¬		Linit
Parameter	Symbol	Min	Max	40 MHz		36 MHz		27 MHz		Unit
Floating time until BUSRQ falling	t _{ABA}	0	30	0	30	0	30	0	30	MHz
Floating time until BUSAK rising	t _{BAA}	0	30	0	30	0	30	0	30	ns



Note: This line show only that output buffer is OFF. This line does not show that signal level is middle.

4.4 AD Conversion Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	V_{REFH}	V _{CC} – 0.2	Vcc	V _{CC}	
Analog reference voltage (-)	V _{REFL}	V _{SS}	V_{SS}	V _{SS} + 0.2	
AD converter power supply voltage	AV _{CC}	V _{CC}	V _{CC}	V _{CC}	V
AD converter ground	AVSS	V _{SS}	V _{SS}	V _{SS}	
Analog input voltage	AVIN	V _{REFL}		V _{REFH}	
Analog current for analog reference voltage <vrefon> = 1</vrefon>	I _{REF}		0.8	1.35	mA
Analog current for analog reference voltage <vrefon> = 0</vrefon>	IREF		0.02	5.0	μА
Total error (Quantize error of \pm 0.5 LSB is included.)	E _T		±1.0	±4.0	LSB

Note 1: 1LSB = (VREFH - VREFL) / 1024 [V]

Note 2: Minimum frequency for operation

AD converter operation is guaranteed only when using fc (high-frequency oscillator). fs is not guaranteed. However, operation is guaranteed if the clock frequency selected by the clock gear is over 4MHz.


Note 3: The value for lcc includes the current which flows through the ${\sf AV}_{\sf CC}$ pin.

4.5 Recommended Oscillation Circuit

The TMP92CA25 has been evaluated by the oscillator vender below. Use this information when selecting external parts.

Note: The total load value of the oscillator is the sum of external loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C1 and C2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.

(1) Connection example



(2) Recommended ceramic oscillator: Murata Manufacturing Co., Ltd.

	Oscillation		Para	ameter	of elem	ents	Running Condition		
MCU	Frequency [MHZ]	Oscillator Product Number	C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Voltage of Power [V]	Ta [°C]	
	6.00	CSTCR6M00G55-R0	(39)	(39)					
TMP92CA25FG	10.00	CSTCE10M0G55-R0	(33)	(33)	Open	0	2.7 ~ 3.6	- 20 ~ +80	
	20.00	CSTCE20M0V53-R0	(15)	(15)					

Note 1: The figure in parentheses () under C1 and C2 is the built-in condenser type.

Note 2: The product numbers and specifications of the oscillators made by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL:

http://www.murata.co.jp

TOSHIBA TMP92CA25

5. Table of Special function registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 001FFFH.

(1) I/O Port (11) UART/serial channel

(2) Interrupt control (12) SBI

(3) Memory controller (13) SPI controller

(4) MMU (14) AD converter

(5) Clock gear, PLL (15) Watchdog timer

(6) LCD controller (16) RTC (Real time clock)

(7) Touch screen I/F (17) Melody/alarm generator

(8) SDRAM controller (18) NAND flash controller

(9) 8-bit timer (19) I^2S

(10) 16-bit timer

Table layout

Symbol	Name	Address	7	6			1	0	
					\				→Bit symbol
									—→Read/Write
									→Initial value after reset
						\Box			—→Remarks

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these register.

Example: When setting bit0 only of the register PxCR, the instruction "SET 0, (PxCR)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.
W: Only write is possible.

W*: Both read and write are possible (when this bit is read as "1".)

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC,

BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instruction are

read-modify-write instructions.)

R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

Table 5.1 I/O Register Address Map

[1] Port

Address	Name	Address	Name		Address	Name	Address	Name
0000H		0010H		1	0020H	P8	0030H	PC
1H		1H			1H	P8FC2	1H	
2H		2H			2H		2H	PCCR
3H		3H			3H	P8FC	3H	PCFC
4H	P1	4H			4H	P9	4H	
5H		5H			5H	P9FC2	5H	
6H	P1CR	6H			6H	P9CR	6H	
7H	P1FC	7H			7H	P9FC	7H	
8H		8H	P6		8H	PA	8H	
9H		9H			9H		9H	
AH		AH	P6CR		AH		AH	
ВН		ВН	P6FC		вн	PAFC	ВН	
СН		CH	P7		СН		СН	PF
DH		DH			DH		DH	PFFC2
EH		EH	P7CR		EH		EH	PFCR
FH		FH	P7FC		FH		FH	PFFC

Address	Name	Address	Name	Address	Name	Address	Name
0040H	PG	0050H	PK	0080H		0090H	PGDR
1H		1H		1H	P1DR	1H	
2H		2H	PKCR	2H		2H	
3H		3H	PKFC	3H		3H	PJDR
4H		4H	PL	4H	P4DR	4H	PKDR
5H		5H		5H	P5DR	5H	PLDR
6H		6H	PLCR	6H	P6DR	6H	PMDR
7H		7H	PLFC	7H	P7DR	7H	PNDR
8H		8H	PM	8H	P8DR	8H	
9H		9H		9H	P9DR	9H	
AH		AH		AH	PADR	AH	
ВН		ВН	PMFC	ВН		ВН	
CH	PJ	CH	PN	CH	PCDR	CH	
DH		DH		DH		DH	
EH	PJCR	EH	PNCR	EH		EH	
FH	PJFC	FH	PNFC	FH	PFDR	FH	

[2] INTC

Address	Name	Address	Name	Address	Name	Address	Name
00D0H	INTE12	00E0H	INTESPI	00F0H	INTE0AD	0100H	DMA0V
1H	INTE34	1H	INTESBI	1H	INTETC01	1H	DMA1V
2H		2H	Reserved	2H	INTETC23	2H	DMA2V
3H		3H	Reserved	3H	INTETC45	3H	DMA3V
4H	INTETA01	4H	Reserved	4H	INTETC67	4H	DMA4V
5H	INTETA23	5H	INTALM01	5H	SIMC	5H	DMA5V
6H		6H	INTALM23	6H	IIMC	6H	DMA6V
7H		7H	INTALM4	7H	INTWDT	7H	DMA7V
8H	INTETB01	8H	INTERTC	8H	INTCLR	8H	DMAB
9H		9H	INTEKEY	9H		9H	DMAR
AH	INTETBO0	AH	INTELCD	AH		AH	Reserved
ВН	INTES0	ВН	INTE5I2S	ВН		ВН	
CH		CH	INTEND01	CH		CH	
DH		DH	Reserved	DH		DH	
EH		EH	INTEP0	EH		EH	
FH		FH	Reserved	FH		FH	

[3] MEMC [4] MMU

Address	Name	Address	Name	Address	Name	Address	Name
0140H	B0CSL	0150H		0160H		01D0H	LOCALPX
1H	B0CSH	1H		1H		1H	LOCALPY
2H	MAMR0	2H		2H		2H	
3H	MSAR0	3H		3H		3H	LOCALPZ
4H	B1CSL	4H		4H		4H	LOCALLX
5H	B1CSH	5H		5H		5H	LOCALLY
6H	MAMR1	6H		6H	PMEMCR	6H	
7H	MSAR1	7H		7H		7H	LOCALLZ
8H	B2CSL	8H	BEXCSL	8H	MEMCR0	8H	LOCALRX
9H	B2CSH	9H	BEXCSH	9H		9H	LOCALRY
AH	MAMR2	AH		AH		AH	
ВН	MSAR2	ВН		ВН		ВН	LOCALRZ
CH	B3CSL	CH		CH		CH	LOCALWX
DH	B3CSH	DH		DH		DH	LOCALWY
EH	MAMR3	EH		EH		EH	
FH	MSAR3	FH		FH		FH	LOCALWZ

[5] CGEAR, PLL

Address	Name
10E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	EMCCR2
6H	Reserved
7H	
8H	PLLCR0
9H	PLLCR1
AH	
BH	
CH	
DH	
EH	
FH	

[6] LCDC

Address	Name	Address	Name
0840H	LCDMODE0	0850H	LSARAL
1H	LCDFFP	1H	LSARAM
2H	LCDDVM	2H	LSARAH
3H	LCDSIZE	3H	CMNAL
4H	LCDCTL0	4H	CMNAH
5H		5H	
6H	LCDSCC	6H	LSARBL
7H		7H	LSARBM
8H		8H	LSARBH
9H		9H	CMNBL
AH		AH	CMNBH
BH		ВН	
CH		CH	LSARCL
DH		DH	LSARCM
EH		EH	LSARCH
FH		FH	

[7] TSI

[8] SDRAMC

[9] 8-bit timer

[10] 16-bit timer

Address	Name
01F0H	TSICR0
1H	TSICR1
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
0250H	SDACR1
1H	SDACR2
2H	SDRCR
3H	SDCMM
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name
1100H	TA01RUN
1H	
2H	TA0REG
3H	TA1REG
4H	TA01MOD
5H	TA01FFCR
6H	
7H	
8H	TA23RUN
9H	
AH	TA2REG
ВН	TA3REG
CH	TA23MOD
DH	TA3FFCR
EH	
FH	

Address	Name
1180H	TB0RUN
1H	
2H	TB0MOD
3H	TB0FFCR
4H	
5H	
6H	
7H	
8H	TB0RG0L
9H	TB0RG0H
AH	TB0RG1L
BH	TB0RG1H
CH	TB0CP0L
DH	TB0CP0H
EH	TB0CP1L
FH	TB0CP1H

[11] SIO

[12] SBI

[11] 010			
Address	Name	Address	Name
1200H	SC0BUF	1240H	SBI0CR1
1H	SC0CR	1H	SBI0DBR
2H	SC0MOD0	2H	I2C0AR
3H	BR0CR	3H	SBI0CR2/SBI0SR
4H	BR0ADD	4H	SBI0BR0
5H	SC0MOD1	5H	SBI0BR1
6H		6H	
7H		7H	
8H		8H	
9H		9H	
AH		AH	
BH		BH	
CH		CH	
DH		DH	
EH		EH	
FH		FH	

[13] SPI controller

Address	Name	Address	Name
0820H	SPIMD	0830H	SPITD
1H	SPIMD	1H	SPITD
2H	SPICT	2H	SPIRD
3H	SPICT	3H	SPIRD
4H	SPIST	4H	SPITS
5H	SPIST	5H	SPITS
6H	SPICR	6H	SPIRS
7H	SPICR	7H	SPIRS
8H	SPIIS	8H	
9H	SPIIS	9H	
AH	SPIWE	AH	
ВН	SPIWE	ВН	
CH	SPIIE	CH	
DH	SPIIE	DH	
EH	SPIIR	EH	
FH	SPIIR	FH	

TOSHIBA TMP92CA25

[14] 10-bit ADC

[14] 10-b	it ADC		
Address	Name	Address	Name
12A0H	ADREG0L	12B0H	
1H	ADREG0H	1H	
2H	ADREG1L	2H	
3H	ADREG1H	3H	
4H	ADREG2L	4H	
5H	ADREG2H	5H	
6H	ADREG3L	6H	
7H	ADREG3H	7H	
8H	Reserved	8H	ADMOD0
9H	Reserved	9H	ADMOD1
AH	Reserved	AH	ADMOD2
ВН	Reserved	ВН	Reserved
CH	Reserved	CH	
DH	Reserved	DH	
EH	Reserved	EH	
FH	Reserved	FH	

[15] WDT

Address	Name
1300H	WDMOD
1H	WDCR
2H	
3H	
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

[16] RTC

[17] MLD

Address	Name	Address	Name
1320H	SECR	1330H	ALM
1H	MINR	1H	MELALMC
2H	HOURR	2H	MELFL
3H	DAYR	3H	MELFH
4H	DATER	4H	ALMINT
5H	MONTHR	5H	
6H	YEARR	6H	
7H	PAGER	7H	
8H	RESTR	8H	
9H		9H	
AH		AH	
BH		BH	
CH		CH	
DH		DH	
EH		EH	
FH		FH	

[18] NAND flash controller

Address	Name	Address	Name	Address	Name	Address	Name
1CC0H		1CD0H	ND0FIMR	1CE0H		1CF0H	ND1FIMR
1H		1H		1H		1H	
2H		2H		2H		2H	
3H		3H		3H		3H	
4H	ND0FMCR	4H	ND0FSPR	4H	ND1FMCR	4H	ND1FSPR
5H		5H		5H		5H	
6H		6H		6H		6H	
7H		7H		7H		7H	
8H	ND0FSR	8H	ND0FRSTR	8H	ND1FSR	8H	ND1FRSTR
9H		9H		9H		9H	
AH		AH		AH		AH	
ВН		ВН		BH		BH	
CH	ND0FISR	CH		CH	ND1FISR	CH	
DH		DH		DH		DH	
EH		EH		EH		EH	
FH		FH		FH		FH	

Address	Name	Address	Name	Address	Name
1D00H	ND0FDTR,	1CB0H	ND0ECCRD	01C0H	NDCR
to	ND1FDTR	to	ND1ECCRD	1H	
1EFFH		1CB5H		2H	
				3H	
				4H	
				5H	
				6H	
				7H	
				8H	
				9H	
				AH	
				ВН	
				СН	
				DH	
				EH	
				FH	

[19] I²S

Address	Name
0800H	I2SBUFR
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	I2SBUFL
9H	
AH	
BH	
CH	
DH	
EH	I2SCTL0
FH	I2SCTL0

(1) I/O ports (1/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
			P17	P16	P15	P14	P13	P12	P11	P10		
P1	Port 1	0004H				R	/W					
				Data fr	om external	port (Outpu	ıt latch regis	ter is cleare	ed to "0")			
			P67	P66	P65	P64	P63	P62	P61	P60		
P6	Port 6	0018H	R/W									
				Data fr	om external	port (Outpu	ıt latch regis	ster is cleare	ed to "0")			
				P76	P75	P74	P73	P72	P71	P70		
						ı	R/W	•				
P7	Port 7	001CH		Data from e (Output lato set to "1")	external port ch register is	Data from e (Output late cleared to "	h register is	Data from e (Output late set to "1")	external port ch register is	1		
			P87	P86	P85	P84	P83	P82	P81	P80		
P8	Port 8	0020H				R	/W					
			1	1	1	1	1	0	1	1		
			P97	P96	P95	P94	P93	P92	P91	P90		
P9	Port 9	0024H	F	₹				F	R/W			
	. 5 5	002	Data extern	from al port	0	Data from	external po	rt (Output la	tch register is	s set to "1")		
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0		
PA	Port A	0028H					R					
			Data from external port									
			PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0		
PC	Port C	0030H		R/W								
					from extern	nal port (Out						
	PF Port F 003C		PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0		
PF		003CH				R	W					
			1		Data from	external por	t (Output la	tch register	is set to "1")			
									PG3	PG2	PG1	PG0
PG	Port G	0040H							R			
								Data from	external port			
			PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0		
				i		R	/W	i	 			
PJ	Port J	004CH	1	extern (Output lat	from nal port tch register to "1")	1	1	1	1	1		
			PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0		
PK	Port K	0050H				R	/W	,	,			
		0000.1		Data from e t latch regist		l to "0")	0	0	0	0		
			PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0		
PL	Port L	0054H		Data from e			/W 0	0	0	0		
			, 3 s.p.u					PM2	PM1			
PM	Port M	0058H							/W			
								1	1			
			PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0		
PN	Port N	005CH					/W	1 112				
				Data	from extern		-	gister is set	to "1")			
						•			•			

(1) I/O ports (2/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	Port 1	0006H	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C		
P1CR	control	(Prohibit			T	. \	V					
1 1010	register	RMW)	0	0	0	0	0	0	0	0		
		,		0: Input 1: Output								
										P1F		
	Port 1	0007H	$\overline{}$							W		
P1FC	function	(Prohibit								0/1		
register	`RMW)								0:Port 1:Data bus (D8 to D15)			
	Port 6	001AH	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C		
P6CR	control	(Prohibit				V	٧					
1 0010	register	RMW)	0	0	0	0	0	0	0	0		
		,				0: Input	1: Output					
	D C	004011	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F		
DSEC	Port 6 001BH P6FC function (Prohibit register RMW)	001BH (Prohibit				V	V					
1 01 0			1	1	1	1	1	1	1	1		
		,		0: Port 1: Address bus (A16 to A23)								
	Port 7 001EH P7CR control (Prohibit register RMW)	004511		P76C	P75C	P75C	P74C	P72C	P71C			
D7CD					V	V						
FICK		RMW)		0	0	0	0	0	0			
		,				0: Input	1: Output					
				P76F	P75F	P74F	P73F	P72F	P71F	P70F		
							W		.			
	Port 7	001FH		0	0	0	0	0	0	1		
P7FC	function	(Prohibit		0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port		
	register	RMW)		1: WAIT	1: NDR/B	1: EA25	1: EA24	1: NDWE	1: NDRE at <p71>=0,</p71>	1: RD		
					at <p75>=1,</p75>			at< $P72>=0$, WRLU	WRLL			
					R/\overline{W}			at <p72>=1</p72>	at <p71>=1</p71>			
			P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F		
	Port 8	0023H				V	٧					
P8FC	function	(Prohibit	0	0	0	0	0	0	0	0		
1 0. 0	register	RMW)	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port,	0: Port	0: Port		
	•	'	1: CSZE	1: CSZD	1: CSZC,	1: CSZB,	1: CS3	CSZA	1: CS1	1: CS0		
					ND1CE	ND0CE		1: CS2				
			P87F2	P86F2	P85F2	P84F2		P82F2	P81F2	_		
	Port 8	0021H			_		V .		1 4			
P8FC2		(Prohibit	0	0	0	0	0	0	0	0		
	register2		0: <p87f> 1:Reserved</p87f>	0: <p86f> 1: Reserved</p86f>	0: Port, CSZC 1: ND1CE	0: Port,	Always write "0"	0: Port CS2 1: CSZA	0: <p81f> 1: SDCS</p81f>	Always write "0"		

(1) I/O ports (3/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					P95C	P94C	P93C	P92C	P91C	P90C
								W		
					0	0	0	0	0	0
5005	Port 9	0026H			0: Port	0: Port	0:Port	0:Port,	0: Port,	0:Port,
P9CR	control	(Prohibit			1:	1: Port,	1: Port,	SCLK0,	RXD0	I2SCKO
	register	RMW)			CLK32KO	SCL	SDA	CTS0	I2SDO	1: Port,
								I2SWS	1: Port	TXD0
								1:Port, SCLK0		
			P97F	P96F	P95F	P94F	P93F	P92F	P91F	P90F
			1 3/1	1 301	1 331		W	1 521	1 311	1 301
		1007H	0	0	0	0	0	0	0	0
P9FC	Port 9	0027H	0: Port	0: Port	0:Port,	0: Port	0: Port	0: Port,	0: Port,	0: Port
P9FC	function register	(Prohibit RMW)	1: INT5	1: INT4	CLK32KO	1: SCL	1: SDA	SCLK0,	RXD0	1: I2SCKO,
	register	TXIVIVV)			1: Reserved			CTS0	1: I2SDO	TXD0
								1: I2SWS,		
								SCLK0		
						P94F2	P93F2			P90FC2
	Port 9	0025H					٧			W
P9FC2	function	(Prohibit				0	0			0
	register2	RMW)				0: CMOS	0: CMOS			0: CMOS
						1: Open	1: Open			1: Open
			D 4 7 F	DAGE	DAFE	drain	drain	DAGE	DA4E	drain
	Port A	002BH	PA7F	PA6F	PA5F	PA4F	PA3F W	PA2F	PA1F	PA0F
PAFC	function	(Prohibit	0	0	0	0	0	0	0	0
	register	RMW)	- 0			in disable	-	n enable		0
			PC7C	PC6C	PC5C	PC4C	PC3C	PC2C	PC1C	PC0C
	Port C	0032H	FUIC	FUUC	FUIU		W PUSU	FUZU	FUIC	FCUC
PCCR	control	(Prohibit	0	0	0	0	0	0	0	0
	register	RMW)			<u> </u>	0: Input	1: Output	<u> </u>		
			PC7F	PC6F	PC5F	PC4F	PC3F	PC2F	PC1F	PC0F
				, , , , , ,			W			
			0	0	0	0	0	0	0	0
	Port C	unction (Prohibit	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
PCFC	function		1: CSZF ,	1:KO8	1:Reserved	1:Reserved	1: INT3	1: INT2,	1: INT1,	1: INT0,
	register	RMW)	EA25 at	(Open				TB0OUT0	TA3OUT	TA1OUT
			<pc7> = 0</pc7>	-Drain)						
				EA24 at						
				<pc6> = 0</pc6>						

(1) I/O ports (4/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
				PF6C	PF5C	PF4C	PF3C	PF2C	PF1C	PF0C	
					1	1	W	1	1	1	
				0	0	0	0	0	0	0	
				0: Port	0: Port	0: Port	0: Port	0: Port,	0: Port,	0: Port	
	Port F	003EH		1: Port	1: Port	1: Port	1: Port	SCLK0,	RXD0	1: Port,	
PFCR	PFCR control register	(Prohibit						CTSO ,	1: Port	TXD0	
		RMW)						(From PF2 at <pf2> = 0)</pf2>			
								(from P92 at			
								<pf2> = 1)</pf2>			
								1: Port,			
			PF7F	PF6F	PF5F	PF4F	PF3F	SCLK0	PF1F	PF0F	
			PF/F	PFOF	PFOF		N PESE	PF2F	PFIF	PFUF	
					1 0		1	1 0	1 0	0	
		000511	0 0: Port	0 0: Port	0 0: Port	0 0: Port	0 0: Port	0 0: Port,	0 0: Port	0: Port	
PFFC	Port F function	003FH (Prohibit	1: SDCLK	1: Reserved	1:Reserved	1:Reserved		SCLK0, CTSO	RXD0	1: TXD0	
FFFC	register	RMW)						(from PF2 at	(from PF1		
	3 ·-	,						<pf2>=0)</pf2>	pin)		
								(from P92 at <pf2> =1)</pf2>	1: RXD0 (from P91		
								1:SCLK0	pin)		
										DEGEG	
			-							PF0F2	
	Port F	003DH (Prohibit	W					0		W 0	
PFFC2	function		0							Output buffer	
	register2	RMW)	Always write "0"					Always write "0"		0: CMOS	
										1:	
										Open-drain	
	Port J	004EH		PJ6C	PJ5C						
PJCR	control	(Prohibit			V						
	register	RMW)		0	0						
					1: Output						
			PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	PJ0F	
				ı	ı	\ 1	V				
DIFO	Port J	004FH	0	0	0	0	0	0	0	0	
PJFC	function register	(Prohibit RMW)	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	
	rogiotoi	''''''	1: SDCKE at <pj7>=1</pj7>	1: NDCLE at <pj6>=0</pj6>	1: NDALE at <pj5>=0</pj5>	1: SDLUDQM	1: SDLLDQM	1: SDWE , SDWR	1: SDCAS , SRLUB	1: SDRAS,	
			at <1 37 >= 1	VI 302=0	<1 332=0	at <pj4>=1</pj4>	at <pj3>=1</pj3>	SDVIK	SINEOD	SINEED	
			DVZC	DVZO	DVZC						
	Port K	0052H	PK7C	PK7C	PK7C	PK7C					
PKCR		(Prohibit		V	1						
	Register	RMW)	0	0	0	0					
			DICTE	0:Input	1: Output	DIC 45	DICCE	DICOE	DICAT	DIVOE	
	5	005011	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F	PK0F	
PKFC	Port K 0053l PKFC function (Prohil	(Prohibit		1	1	1		1	W I		
110	register	RMW)	0	0	0	0	0	0	0	0	
	3 - 1 -	,	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	
			1: SPCLK	1: SPCS	1: SPDO	1: SPDI	1: LBCD	1: LFR	1: LLP	1: LCP0	

(1) I/O ports (5/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
PLCR	Port L control register	0056H (Prohibit RMW)	PL7C	PL6C	PL5C	PL4C					
			W								
			0	0	0	0					
				0: Input 1: Output							
		0057H (Prohibit RMW)	PL7F	PL6F	PL5F	PL4F	PL3F	PL2F	PL1F	PL0F	
	Port L		W								
PLFC	function		0	0	0	0	0	0	0	0	
	register		0: Port	0: Port	0: Port	0: Port					
			1: LD7, BUSAK	1: LD6, BUSRQ	1: LD5	1: LD4	0: Port	1: Data bus for LCDC (LD3 to LD			
	Port M function register	005BH (Prohibit RMW)	BUSAK	BUSKQ				PM2F	PM1F		
			//						1	$\overline{}$	
								1	W	$\overline{}$	
PMFC								0	0		
								0: Port 1: ALARM	0: Port 1: MLDALM		
								MLDALM	output		
	Port N Control Register	ol (Prohibit	PN7C	PN6C	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C	
PNCR			W								
TNOK			0	0	0	0	0	0	0	0	
			0:Input 1: Output								
PNFC	Port N Function Register	(1.10111010	PN7F	PN6F	PN5F	PN4F	PN3F	PN2F	PN1F	PN0F	
			W								
			0	0	0	0	0	0	0	0	
			0: CMOS output 1: Open drain output								

(1) I/O ports (6/7)

Symbol	•	Address	7	6	5	1	3	2	1	0	
Symbol	Name	Auuless	7 P17D	P16D	P15D	4 P14D	P13D	∠ P12D	P11D	P10D	
P1DR	Port 1		FIID	רוטט	FIOD	P14D R/		FIZU	FIID	FIUD	
	drive	0081H	4	1	1	1	1	4	4	4	
	register		1					1	1	1	
			P47D	P46D	Input/Output P45D	P44D	P43D	P42D	e P41D	P40D	
P4DR	Port 4		P47D	P46D	P45D	P44D 		P42D	P41D	P40D	
	drive	0084H			Τ ,		T .			4	
	register		1	1	1	1	1	1	1	1	
			DEZD	DECD	Input/Output	P54D				DEOD	
	Port 5		P57D	P56D	P55D		P53D	P52D	P51D	P50D	
P5DR	drive	0085H	_	_		R/		_	_		
	register		1	1	1	1	1	1	1	1	
					Input/Output	1					
	Dort 6		P67D	P66D	P65D	P64D	P63D	P62D	P61D	P60D	
P6DR	Port 6 drive	0086H			+	R/	W			1	
. 5510	register		1	1	1	1	1	1	1	1	
					Input/Output	buffer drive i	register for s	tandby mode	e		
				P76D	P75D	P74D	P73D	P72D	P71D	P70D	
5755	Port 7 drive register	000=:.					R/W				
P7DR		0087H		1	1	1	1	1	1	1	
					1		drive registe			<u> </u>	
			P87D	P86D	P85D	P84D	P83D	P82D	P81D	P80D	
	Port 8 drive register		1010	1 300	1 000	R/		1 020	1010	1 000	
P8DR		0088H	1	1	1	1	1	1	1	1	
			1	<u>-</u>	l .		1			1	
			D0==		Input/Output						
	Port 9 drive register		P97D	P96D	P95D	P94D	P93D	P92D	P91D	P90D	
P9DR		0089H			+	R/	1	1			
		-	1	1	1	1	1	1	1	1	
					Input/Output					ı	
	Port A drive register	008AH	PA7D	PA6D	PA5D	PA4D	PA3D	PA2D	PA1D	PA0D	
PADR					1	R/	W			1	
1,,,,,,,,,			1	1	1	1	1	1	1	1	
			j				Input/Output	buffer drive	register for s	tandby mod	e
	Port C drive register		PC7D	PC6D	PC5D	PC4D	PC3D	PC2D	PC1D	PC0D	
DCDD		000011				R/	W				
PCDR		008CH	1	1	1	1	1	1	1	1	
	rogistor				Input/Output	buffer drive i	register for s	tandby mode			
			PF7D	PF6D	PF5D	PF4D	PF3D	PF2D	PF1D	PF0D	
	Port F drive register	008FH -				R/					
PFDR			1	1	1	1	1	1	1	1	
						l .				<u>'</u>	
				_	Input/Output				,		
	Port G drive register	drive 0090H	_		\vdash		PG3D	PG2D			
							R/				
PGDR							1	1			
							Input/Out				
							drive reg				
							standby	/ тоае			

(1) I/O ports (7/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
PJDR	Port J drive register	0093H	PJ7D	PJ6D	PJ5D	PJ4D	PJ3D	PJ2D	PJ1D	PJ0D	
			R/W								
			1	1	1	1	1	1	1	1	
			Input/Output buffer drive register for standby mode								
		0094H	PK7D	PK6D	PK5D	PK4D	PK3D	PK2D	PK1D	PK0D	
PKDR	Port K drive		R/W								
TRDR	register		1	1	1	1	1	1	1	1	
				Input/Output buffer drive register for standby mode							
	Port L drive register	0095H	PL7D	PL6D	PL5D	PL4D	PL3D	PL2D	PL1D	PL0D	
PLDR			R/W								
PLDK			1	1	1	1	1	1	1	1	
			Input/Output buffer drive register for standby mode								
	Port M drive register	drive 0096H						PM2D	PM1D		
								R/	W		
PMDR								1	1		
								drive r	put buffer egister lby mode		
PNDR	Port N drive register	drive 0097H	PN7D	PN6D	PN5D	PN4D	PN3D	PN2D	PN1D	PN0D	
			R/W								
INDIX			1	1	1	1	1	1	1	1	
			Input/Output buffer drive register for standby mode								

(2) Interrupt control (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
,			INT2				INT1				
INTE12	INT1 & INT2	000011	I2C I2M2 I2M1 I2M0			I1C I1M2 I1M1 I1M0			I1M0		
	enable	00D0H	R		R/W		R		R/W	_	
			0	0	0	0	0	0	0	0	
			INT4				INT3				
INTE34	INT3 & INT4	00D1H	I4C	I4M2	I4M1	I4M0	I3C	I3M2	I3M1	I3M0	
	enable	000111	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
	INITTAG 8		INTTA1 (TMRA1)				INTTA0 (TMRA0)				
INTETA01	INTTA0 & INTTA1	00D4H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	ITA0M2	ITA0M1	ITA0M0	
1141217101	enable	000411	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
	INTTA2 &			INTTA3		1			(TMRA2)	1	
INTETA23	INTTA3	00D5H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0	
	enable		R		R/W		R		R/W	i	
			0	0	0	0	0	0	0	0	
	INTTB0 & INTTB1 enable	00D8H		INTTB1					(TMRB0)	ı	
INTETB01			ITB1C	ITB1M2	ITB1M1	ITB1M0	ITB0C	ITB0M2	ITB0M1	ITB0M0	
			R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
	INTTBO0 (Overflow) enable	00DAH		-	<u> </u>			1	(TMRB0)		
INTETBO0			-	_	-	-	ITBO0C	ITBO0M2		ITBO0M0	
			_		- "0"		R		R/W		
					write "0"		0 0 0 0 0 0 INTRX0				
	INTRX0 & INTTX0 enable	00DBH	ITYOO		TX0	ITVONO	IDVOO			IDVOMO	
INTES0			ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0	
			R 0	0	R/W 0	0	R 0	0	R/W 0	0	
			U			U	U	U	U	U	
	INTSPI enable	TODI	IODIO		SPI	IODIMO		- 	<u> </u>	l	
INTESPI		00E0H	ISPIC	ISPIM2	ISPIM1	ISPIM0	-	-	_	_	
			R 0	0	R/W	0	-	Alwaya			
			0 0 0 0				Always write "0" INTSBI				
	INTSBI enable			- 	- 		IODIO		1	IODIMO	
INTESBI		00E1H	_	_	-	_	ISBIC	ISBIM2	ISBIM1	ISBIM0	
			-	Λίνιονο	- write "O"		R	0	R/W	0	
			Always write "0"			0 0 0 0					
INTEALM01	INTALM0 & INTALM1 enable	00E5H	14.40	INTA	t	10.4540	1400	 	ALMO	14.03.40	
			IA1C	IA1M2	IA1M1	IA1M0	IA0C	IA0M2	IA0M1	IA0M0	
			R		R/W		R	-	R/W		
			0 0 0 0				0 0 0 0				
	INTALM2 &			INTALM3				1	ALM2		
INTEALM23	INTALM3	00E6H	IA3C	IA3M2	IA3M1	IA3M0	IA2C	IA2M2	IA2M1	IA2M0	
	enable		R		R/W		R	-	R/W		
			0	0	0	0	0	0	0	0	

(2) Interrupt control (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
					=			INTA	INTALM4 M2		
INITE AL NAA	INTALM4	005711	-	_	_	-	IA4C	IA4M2	IA4M1	IA4M0	
INTEALM4	enable	00E7H	-		_		R		R/W		
				Always	write "0"		0	0	0	0	
				=	=			INTI	RTC	•	
INTERTC	INTRTC	00E8H	=	=	=	=	IRC	IRM2	IRM1	IRM0	
INTERIC	enable	UUEON	-		_		R		R/W		
				Always	write "0"		0	0	0	0	
				-	_			INTI	KEY		
INTEKEY	INTKEY	00E9H	-	-	-	-	IKC	IKM2	IKM1	IKM0	
INTERET	enable	00E9H	=		=	•	R R/W				
							0	0			
				-	=			INTI	LCD	•	
INTELCD	INTLCD	00EAH	-	-	_	_	ILCD1C	ILCDM2	ILCDM0		
INTELCO	enable	UULAH	-		_		R		R/W		
				Always	write "0"		0	0	0	0	
	INITE			IN	ΓI2S			IN	T5		
INTE5I2S	INT5 & INTI2S	00EBH	II2SC	II2SM2	II2SM1	II2SM0	I5C	I5M2	I5M1	15M0	
INTESIZS	enable	UUEBH	R		R/W		R		R/W		
	chable		0	0	0	0	0	0	0	0	
	INTNDF0 &			ITNI	NDF1			INTN	IDF0		
INTEND01	INTNDF0 &	00ECH	IN1C	IN1M2	IN1M1	IN1M0	IN0C	IN0M2	IN0M1	IN0M0	
INTENDO	enable	002011	R		R/W		R		R/W		
			0	0	0	0	0	0	0	0	
INTEP0	INTP0	00EEH	-	=	-	-	IP0C	IP0M2	IP0M1	IP0M0	
INILFU	enable	JULLII	=		=		R		R/W		
				Always	write "0"		0	0	0 0 0 INTP0 P0M2 IP0M1 IP0M R/W		

(2) Interrupt control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INITO			IN	ΓAD	•		IN	T0	•
INTE0AD	INT0 & INTAD	00F0H	IADC	IADM2	IADM1	IADM0	I0C	10M2	IOM1	I0M0
INTLOAD	enable	001 011	R		R/W		R		R/W	
	Gridalio		0	0	0	0	0	0	0	0
	INTTC0 &			INTTC1	(DMA1)			INTTC0	(DMA0)	
INTETC01	INTTC0 &	00F1H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
111121001	enable	001 111	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
	INTTC2 &				(DMA3)			INTTC2	(DMA2)	
INTETC23	INTTC2 &	00F2H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
	enable	00.2	R		R/W	•	R		R/W	•
			0	0	0	0	0	0	0	0
	INTTC4 &				(DMA5)	•			(DMA4)	•
INTETC45	INTTC5	00F3H	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
	enable		R		R/W	_	R	_	R/W	_
			0	0	0	0	0	0	0	0
	INTTC6 &				(DMA7)				(DMA6)	
INTETC67	INTTC7	00F4H	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ITC6M0
	enable		R	•	R/W		R		R/W	
			0	0	0	0	0	0	0	0
			-						-	IR0LE V
			W 0						1	1 1
	SIO	00F5H	Always						Always	0: INTRX0
SIMC	interrupt mode	(Prohibit	write "0".						write "1".	edge
	control	RMW)								mode
	CONTROL									1: INTRX0
										level
										mode
			I5EDGE	I4EDGE	13EDGE	I2EDGE	I1EDGE	10EDGE	IOLE	_
						W		1		W
	Interrupt	00F6H	0	0	0	0	0	0	0	0
IIMC	input mode	(Prohibit	INT5	INT4	INT3	INT2	INT1	INT0	0: INTO	Always
	control	RMW)	edge 0: Rising	edge 0: Rising	edge 0: Rising	edge 0: Rising	edge 0: Rising	edge 0: Rising	edge mode	write "0".
		,	1: Falling	1:INT0						
			1. I alling	1. r dilling	1. r aming	1. r dilling	1. r aming	1. r alling	level	
									mode	
					=			INT	WD	
INTWDT	INTWD	005711	_	-	-	-	ITCWD	_	_	_
INTWDI	enable	00F7H	_		=	•	R			
				Always	write "0"		0	-	_	_
			CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
INTOLD	Interrupt	00F8H					N			
INTCLR	clear control	(Prohibit RMW)	0	0	0	0	0	0	0	0
		IXIVIVV)				Interrup	ot vector	•	•	

(2) Interrupt control (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	0100H					R/	W		
DIVIAOV	start vector	010011			0	0	0	0	0	0
							DMA0 sta	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	0101H					R/	W		
DIVITATIV	start vector	010111			0	0	0	0	0	0
							DMA1 sta	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	0102H				·	R/	W	•	,
DIVIAZV	start vector	010211			0	0	0	0	0	0
							DMA2 sta	art vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	0103H					R/	W		
DIVIAGV	start vector	010011			0	0	0	0	0	0
							DMA3 sta	art vector		
					DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	DMA4	0104H					R/	W		
DIVITAT	start vector	010-111			0	0	0	0	0	0
							DMA4 sta	art vector		
					DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	DMA5	0105H					R/	W		
Divis to v	start vector	010011			0	0	0	0	0	0
							DMA5 sta			
					DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	DMA6	0106H				ı	R/		1	1
	start vector				0	0	0	0	0	0
						•	DMA6 sta		1	
					DMA7V5	DMA7V4	DMA7V3		DMA7V1	DMA7V0
DMA7V	DMA7	0107H			_		R/			
	start vector				0	0	0	0	0	0
							DMA7 sta		T	
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
DMAB	DMA burst	0108H					W 0			
			0	0	0	0		0	0	0
			DDE07	DDEOC			t on burst mo		DDEO4	DDEOC
	DMA	0109H	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAR	DMA request	(Prohibit	0	0	0	0	W O	0	Ι ο	0
	request	RMW)	U	L U			est in softwar		0	0
					The state of the s	. שואום ieque	st in sonwar	U		

(3) Memory controller (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
					W				W	•
	BLOCK0	0140H		0	1	0		0	1	0
B0CSL	CS/WAIT	(Prohibit		Write waits				Read waits	<u> </u>	
BOOOL	control	RMW)		001: 0 wait		1 wait		001: 0 wait		: 1 wait
	register low	T (WIVV)		101: 2 wait	s 110:	3 waits		101: 2 wait	s 110:	: 3 waits
				011: (1+ N)	waits 111:	4 waits		011: (1+ N) waits 111:	: 4 waits
				Others: Re	served			Others: Re	served	
			B0E	=	=	B0REC	B0OM1	B0OM0	B0BUS1	B0BUS0
						\	N			
	BLOCK0	0141H	0	0	0	0	0	0	0/1	0/1
B0CSH	CS/WAIT	(Prohibit	CS select	Always	Always	Dummy	00: ROM/S	RAM	Data bus w	vidth
	control	RMW)	0: Disable	write "0".	write "0".	cycle	01: Reserv		00: 8 bits	
	register high	,	1: Enable			0:No	10: Reserv		01: 16 bits	
						insert	11: Reserv	ed	10: 32 bits	
				D 4148440	5 (1404/4	1: Insert		50456	11: Reserv	
				B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
	DI OCKA				W	1			W	
	BLOCK1 CS/WAIT	0144H		0	1	0		0	1	0
B1CSL	control	(Prohibit		Write waits				Read waits		
	register low	RMW)		001: 0 wait		1 wait		001: 0 wait		: 1 wait
	register low			101: 2 wait		3 waits		101: 2 wait		: 3 waits
				011: (1+ N) Others: Re		4 waits		011: (1+ N) Others: Re		: 4 waits
			B1E	Utilets. Re	Serveu	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
			DIL	_			N BIOWII	DIONO	DIDOOI	БТВОЗО
	BLOCK1		0	0	0	0	0	0	0/1	0/1
D40011	CS/WAIT	0145H	CS select	Always	Always	Dummy	00: ROM/S		Data bus w	
B1CSH	control	(Prohibit	0: Disable	write "0".	write "0".	cycle	01: Reserv		00: 8 bits	i di i
	register high	RMW)	1: Enable			0:No	10: Reserv		01: 16 bits	
						insert	11: SDRAN		10: 32 bits	
						1: Insert			11: Reserv	red
				B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
					W				W	
	BLOCK2	0148H		0	1	0		0	1	0
B2CSL	CS/WAIT	(Prohibit	,	Write waits		·		Read waits	3	•
52002	control	RMW)		001: 0 wait	s 010:	1 wait		001: 0 wait	s 010:	: 1 wait
	register low	,		101: 2 wait	s 110:	3 waits		101: 2 wait	s 110:	: 3 waits
				011: (1+ N)		4 waits		011: (1+ N		: 4 waits
				Others: Re	served	7		Others: Re		
			B2E	B2M	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
				1	ı	\	N	1	1	1
	BLOCK2	0149H	1	0	0	0	0	0	0/1	0/1
B2CSH	CS/WAIT	(Prohibit	CS select	0: 16 MB	Always	Dummy	00: ROM/S	RAM	Data bus w	vidth
	control	RMW)	0: Disable	1: Sets	write "0".	cycle	01: Reserv		00: 8 bits	
	register high		1: Enable	area		0:No	10: Reserv		01: 16 bits	
						insert	11: SDRAN	Л	10: 32 bits	
						1: Insert			11: Reserv	red

(3) Memory controller (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
					W				W	
	BLOCK3	014CH		0	1	0		0	1	0
B3CSL	CS/WAIT	(Prohibit		Write waits				Read waits	,	
	control	RMW)		001: 0 waits	s 010:	1 wait		001: 0 wait	s 010:	1 wait
	register low	,		101: 2 waits		3 waits		101: 2 wait	-	3 waits
				011: (1 + N	•	: 4 waits		,) waits 111	: 4 waits
				Others: Re		l		Others: Re		
			B3E	=	_	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
	DI OCKO					V	<u> </u>			
	BLOCK3 CS/WAIT	014DH	0	0	0	0	0	0	0/1	0/1
B3CSH	control	(Prohibit	CS select	Always	Always	Dummy	00: ROM/S		Data bus w	/idth
	register high	RMW)	0: Disable 1: Enable	write "0".	write "0".	cycle 0:No	01: Reserv 10: Reserv		00: 8 bits 01: 16 bits	
	rogiotoi riigir		i. Eliable			insert	10. Reserv		10: 32 bits	
						1: Insert	11.1163614	eu	11: Reserv BEXWR2 BEXWR1	
				BEXWW2	BEXWW1	BEXWW0		BFXWR2		BEXWR0
			//		W	22/11/10		22/11112	W	22/11110
	BLOCK EX	0158H		0	1	0		0	1	0
BEXCSL	CS/WAIT	(Prohibit		Write waits				Read waits	;	
BEXOCE	control	RMW)		001: 2 waits		1 wait		001: 2 wait	s 010:	1 wait
	register low	,		101: 2 waits	s 110:	2 waits		101: 2 wait	s 110:	2 waits
				011: (1 + N				011: (1 + N		
				Others: Re	served			Others: Re		
							BEXOM1		BEXBUS1	BEXBUS0
	BLOCK EX							V	V	
DEVOCAL	CS/WAIT	0159H					0	0	0/1	0/1
BEXCSH	control	(Prohibit RMW)					00: ROM/S		00: 8 bits	
	register high	KIVIVV)					01: Reserv		01: 16 bits	
							10: Reserv		10: 32 bits	ما
						ODOE	11: Reserv		11: Reserv	
			//		//	OPGE	OPWR1	OPWR0	PR1	PR0
								R/W	1	0
	Page ROM					0	0	0	1 Duta avash	0
PMEMCR	control	0166H				ROM	Wait numb	er on page -1-1-1 mode)	Byte numb	er in a
	register					page access	,	-1-1-1 mode) -2-2-2 mode)	page 00: 64 byte	ie l
	-					0: Disable	,	-3-3-3 mode)	01: 32 byte	
						1: Enable	11: Reserve	,	10: 16 byte	
									11: 8 bytes	

(3) Memory controller (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8
MAMR0	address	0142H		•	•	R	/W		•	
IVIAIVINU	mask	014211	1	1	1	1	1	1	1	1
	register 0				0: Compa	are enable	1: Compa	re disable		
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	start	0143H				R.	/W			
Wiento	address	014011	1	1	1	1	1	1	1	1
	register 0						ess A23 to A			
	Memory		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	MV15-9	M1V8
MAMR1	address	0146H		.	.	1	/W			
	mask	0.1.0.1	1	1	1	1	1	1	1	1
	register 1			ı		are enable	1: Compa		,	
	Memory		M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
MSAR1	start	0147H		1	1		/W	1		
	address		1	1	1	1	1	1	1	1
	register 1				1		ess A23 to A			
	Memory		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	address mask	014AH					/W			
	register 2		1	1	1	1	1 2	1	1	1
			140000	140000		are enable	1: Compa		140047	140040
	Memory		M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
MSAR2	start address	014BH	1	1	1	1	/W 1	1	1	4
	register 2		1	1	· ·		ess A23 to A	-	1	1
			M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
	Memory address		IVISVZZ	IVISVZI	1013 0 2 0		/W	IVISV I 7	IVISVIO	IVISV 15
MAMR3	mask	014EH	1	1	1	1	1	1	1	1
	register 3		!	'	•		1:Compare	•	'	
	Memory		M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
	start		1010020	WIOOZZ	1010021		/W	1010010	WISOTT	1010010
MSAR3	address	014FH	1	1	1	1	1	1	1	1
	register 3		'	'			ess A23 to A			'
	-							CSDIS	RDTMG1	RDTMG0
			//					002.0	R/W	
			//					0	0	0
	Memory							0: Disable	00: RD "H'	
MEMCR0	control	0168H						1: Enable		5T (Default)
IVILIVIOIO	register 0	010011							01: RD "H"	puÌse width
	. 5 9.5.61 5									= 0.75T
									10: RD "H'	pulse width
										=1.0T
									11: Reserve	ed

(4) MMU

(4)	MMU									
Symbol	Name	Address	7	6	5	4	3	2	1	0
			LXE			X4	Х3	X2	X1	X0
	LOCALX		R/W					R/W		
LOCALPX	register for	01D0H	0			0	0	0	0	0
	program		LOCALX				BANK numb	per for LOCA	ALX Setting	
			1: Enable			Y4		Y2		V0
	LOCALY		LYE R/W			Y4	Y3	R/W	Y1	Y0
LOCALPY	register for	01D1H					Ι ο			
2007121	program	0.5	0 LOCALY			0	0	0	0	0
			1: Enable				BANK num	ber for LOCA	ALY Setting	
			LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
	LOCALZ		R/W				R/W			
LOCALPZ	register for	01D3H	0	0	0	0	0	0	0	0
	program		LOCALZ		1	DANII		A1 7 0 "		
			1: Enable			BANK nun	nber for LOC	ALZ Setting		
			LXE			X4	Х3	X2	X1	X0
	LOCALX		R/W					R/W		
LOCALLX	register for LCDC	01D4H	0			0	0	0	0	0
	LUDU		LOCALX 1: Enable				BANK numl	ber for LOCA	ALX Setting	
			LYE			Y4	Y3	Y2	Y1	Y0
	LOCALY		R/W			14	1 13	R/W	11	10
LOCALLY	register for	01D5H	0			0	0	0	0	0
	LCDC		LOCALY			0	1			U
			1: Enable				BANK num	ber for LOC	ALY Setting	
			LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
	LOCALZ		R/W				R/W			
LOCALLZ	register for	01D7H	0	0	0	0	0	0	0	0
	LCDC		LOCALZ		•	BANK nun	nber for LOC	Al 7 Setting		
			1: Enable					_		
			LXE			X4	Х3	X2	X1	X0
LOCALRX	LOCALX	01D8H	R/W				1	R/W	1	
LOCALRA	register for read	ОТООП	0			0	0	0	0	0
	1000		LOCALX 1: Enable				BANK numb	oer for LOCA	ALX Setting	
			LYE			Y4	Y3	Y2	Y1	Y0
	LOCALY		R/W			14	13	R/W	11	10
LOCALRY	register for	01D9H	0			0	0	0	0	0
	read		LOCALY			0			0	U
			1: Enable				BANK num	ber for LOC	ALY Setting	
			LZE	Z6	Z 5	Z4	Z3	Z2	Z1	Z0
	LOCALZ		R/W				R/W			
LOCALRZ	register for	01DBH	0	0	0	0	0	0	0	0
	read		LOCALZ			BANK nun	nber for LOC	ALZ Setting	<u>"</u>	
			1: Enable						V4	V0
	LOCALY		LXE			X4	Х3	X2	X1	X0
LOCALWX	LOCALX register for	01DCH	R/W					R/W		
LOOKLVVA	write	010011	0			0	0	0	0	0
			LOCALX 1: Enable				BANK numb	per for LOCA	ALX Setting	
			LYE			Y4	Y3	Y2	Y1	Y0
	LOCALY		R/W					R/W		-
LOCALWY	register for	01DDH	0			0	0	0	0	0
	write		LOCALY				1			*
			1: Enable					ber for LOC/		
			LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
	LOCALZ	0.55	R/W			1	R/W			
LOCALWZ	register for	01DFH	0	0	0	0	0	0	0	0
	write		LOCALZ		-	BANK nun	nber for LOC	ALZ Setting		
			1: Enable				200	9		

(5) Clock gear, PLL

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	INAITIE	Address	-			4			_	/
			XEN	XTEN				WUEF		
	Custom		R/					R/W		
SYSCR0	System clock control	10E0H	1	1				0		
313010	register 0	IOLOIT	H-OSC	L-OSC				Warm-up		
	register o		(fc)	(fs)				timer		
			0: Stop 1: Oscillation	0: Stop 1: Oscillation						
			1: Oscillation	1: Oscillation			SYSCK	GEAR2	GEAR1	GEAR0
							STOCK			GEARU
							0		W	
	System						0	1	0	0
SYSCR1	clock control	10E1H					Select		r value of hig	jn
01001(1	register 1	102111					system clock	frequency 000: fc	(ic) 101: (Res	on (od)
	. og.o.o						0: fc	000. fc 001: fc/2	1101: (Res	,
							1: fs	010: fc/4	111: (Res	
							1.13	010: fc/4 011: fc/8	100: fc/16	
			_		WUPTM1	WUPTM0	HALTM1	HALTM0	.55.10/10	
			R/W		7701 11011		W	11/ (ETIVIO		
	_		0		1	0	1	1		
0)/0055	System	405011	Always		Warm-up ti	_	HALT mod			
SYSCR2	clock control	10E2H	write "0"		00: Reserved		00: Reserv			
	register 2		WIIIO O		01: 28/Inputte		01: STOP i			
						ed frequency				
						ed frequency	11: IDLE2			
			PROTECT					EXTIN	DRVOSCH	DRVOSCL
			R						R/W	
			0					0	1	1
	EMC		Protect				_	1: External	High	Low
EMCCR0	EMC control	10E3H	flag					clock	frequency	frequency
EWICCRU	register 0	IUESH	0: OFF						oscillator	oscillator
	register 0		1: ON						driver	driver
									ability	ability
									1: NORMAL	1: NORMAL
									0: WEAK	0: WEAK
	EMC									
EMCCR1	control	10E4H		Switching	the protect C	ON/OFF by v	vrite to follov	ving 1st KE	, 2nd KEY	
	register 1			_	EY: EMCCR	-		_		
	EMC				EY: EMCCR					
EMCCR2	control	10E5H		ZIIU NI	LI. LIVIOUN	1-A011, LIVI	JUNE-UMI	346653316	ALL WILLS	
	register 2									
				FCSEL	LUPFG					
	D			R/W	R					
DLLODG	PLL	405011		0	0					
PLLCR0	control	10E8H		Select fc	Lock up					
	register 0			clock	timer]				
				0: fosch	status flag]				
			D. 1	1: f _{PLL}						
			PLLON							
	DI.		R/W							
DI LOD4	PLL	105011	0							
PLLCR1	control	10E9H	Control							
	register 1		on/off]				
			0: OFF]				
-	l	l	1: ON	1	1	1	1	1	1	

(6) LCD controller (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	LMODE	INTMODE	LDO1	LDO0
						R	/W			
			0	0	1	0	0	0	0	0
	LCD		Display RAM	l	LD bus trans	smission	LCDD type	Select	LD bus width	control
LCDMODE0	mode 0	0840H	00: Internal S	SRAM1	speed		0: SR	interrupt	00: 4bit widtl	n A_type
	register		01: External	SRAM	00: Reserve	d	1: Built-in	0: LP	01: 4bit widtl	
			10: SDRAM		01: 2 × f _{SYS}		RAM type	1: BCD	10: 8bit widtl	* *
			11: Internal S	SRAM2	10: 4× f _{SYS}				Others: Rese	erved
			ED7	FDO	11: 8× fsys	ED4	EDO	ED0	ED4	ED0
	LCD frame		FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
LCDFFP	frequency	0841H			i	R/	+	1	i	1
	register		0	0	0	0	0	0	0	0
						bit7 to bit0	f _{FP} setting			
	- 00		FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0
LCDDVM	LCD divide FRM	0283H		R/W 0 0 0 0 0 0 0 0 DVM bit7 to bit0 setting						
LCDDVIVI	register	020311	0	0	0	0	0	0	0	0
	rogiotoi		0 0 0 0 0 0							
			COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0
						R/	W			
			0	0	0	0	0	0	0	0
	LCD size		Common se	etting	1	l	Segment se	etting	1	
LCDSIZE	register	0843H	0000: Rese		01: 200			erved 0101:	320	
	· ·		0001: 64	01	10: 240		0001: 64	0110:	480	
			0010: 120	_	11: 320		0010: 128	0111:	640	
			0011: 128	_	00: 480		0011: 160			
			0100: 160		hers: Reser	/ed	0100: 240		s: Reserved	1
				ALL0	FRMON	-	FP9	MMULCD	FP8	START
					1	1	R/W	ı	1	1
				0	0	0	0	0	0	0
	LCD			Segment	FR divide	Always	f _{FP} setting	Built-in	f _{FP} setting	LCDC start
LCDCTL0	control 0	0844H		Data	setting	write "0"	bit 9	RAM LCDD	bit 8	0: STOP
LODOTEO	register	004411		setting	0: Disable			setting		1: START
	rogiotoi			0: Normal	1: Enable			0:		
				1: All				Sequential		
				display data "0"				access 1: Random		
				uala 0				access		
	I CD course		SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0
l	LCD source clock		0001	0000	_ 5555	R/		1 0002	1 5551	
LCDSCC	counter	0846H	0	0	0	0	0	0	0	0
	register		U	U	_	_	counter bit	ŭ	l 0	U
	9				LUDU	Source Citte	Counter bit	י נט טונט		

(6) LCD controller (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	Start	Addicss	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
	address		JA1	570	5A3		W	OAZ	OA1	3/10
LSARAL	register	0850H	0	0	0	0	0	0	0	0
	A area (L)				_	_	area (bit7 t			0
	Start		SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8
	address		OATO	5A14	OATO		W	SAIU	OA3	JA0
LSARAM	register	0851H	0	0	0	0	0	0	0	0
	A area (M)		0	0	_	_	area (bit15	_	0	0
			SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16
	Start address		SAZS	SAZZ	SAZI		W SATE	SATO	SAIT	SATO
LSARAH	register	0852H	0	1	0	0	0	0	0	0
	A area (H)		U	'			area (bit23 t		U	U
	Common		CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
	number		CAI	CAO	CAS		W	CAZ	CAT	CAU
CMNAL	register	0853H	0	0	0	0	0	0	0	0
	A area (L)		U	U	Common nu	_	_			1 0
	71 0.00 (=)				Common no	iniber settiri	y lui A alea			CAO
	Common		$\overline{}$							CA8
CMNAH	number	0854H	$\overline{}$							R/W 0
OWN VALL	register	000711								A area
	A area (H)									(bit8)
	Start		SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0
	address		301	300	303		W	JDZ	301	350
LSARBL	register	0856H	0	0	n			n	<u> </u>	0
	B area (L)		0 0 0 0 0 0 0 0 0 Start address for B area (bit7 to bit0)							1 0
	Start		SB15	SB14	SB13	SB12	SB11	SB10	SB9	SB8
	address		3013	3014	3013		W	3010	309	356
LSARBM	register	0857H	0	0	0	0	0	0	0	0
	B area (M)		0	0			area (bit15		0	1 0
	Start		SB23	SB22	SB21	SB20	SB19	SB18	SB17	SB16
	address		ODZO	ODZZ	ODZI		W	ODIO	0017	OBTO
LSARBH	register	0858H	0	1	0	0	0	0	0	0
	B area (H)					_	area (bit23 t			, ,
	Common		CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
	number		001	CDO	000		<u>СБ3</u> W	CDZ	CDI	LODO
CMNBL	register	0859H	0	0	0	0	0	0	0	0
	B area (L)		<u> </u>		Common nu	_	_			
	` '						3 .c. 5 area			CB8
	Common		$\overline{}$							R/W
CMNBH	number	085AH	$\overline{}$							0
	register									B area
	B area (H)									(bit8)
	Start		SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0
	address		SC7 SC6 SC5 SC4 SC3 R/W						1 501	_ 550
LSARCL	register	085CH	0	0	0	0	0	0	0	0
	C area (L)						C area (bit7 t			
	Start		SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8
 	address		5015	3014	3013		W 3011	3010	009	_ 500
LSARCM	register	085DH	0	0	0	0	0	0	0	0
	C area (M)		U				area (bit15	_		
	Start		SC23	SC22	SC21	SC20	SC19	SC18	SC17	SC16
	address		5025	3022	JUZ I		W	3010	3017	3010
LSARCH	register	085EH	0	1	0	0	0	0	0	0
	C area (H)		U	<u> </u>	_	_	area (bit23 t	_		1 0
I	J 4134 (11)				Sian ac	uitess ioi C	aita (DILZ3 1	ט טוג וס)		

(7) Touch screen I/F

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TSI7		PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
			R/W		R			R/W		
	Touch		0		0	0	0	0	0	0
TSICR0	screen I/F	04 5011	0: Disable		Detection	INT4	SPY	SPX	SMY	SMX
ISICRU	control	01F0H	1: Enable		condition	interrupt	0: OFF	0: OFF	0: OFF	0: OFF
	register 0				0: no	control	1 : ON	1 : ON	1 : ON	1 : ON
					touch	0: Disable				
					1: touch	1: Enable				
			DBC7	DB1024	DB256	DB64	DB8	DB4	DB2	DB1
	Touch					. R	W			
TOLODA	screen I/F	04 5411	0	0	0	0	0	0	0	0
TSICR1	control	01F1H	0: Disable	1024	256	64	8	4	2	1
	register 1		1: Enable	Del	oounce time	is set by the	e formula "(N	1 × 64 – 16)/	f _{SYS} " – form	ıula.
				"N" is s	um ofthe nu	mber of bits	between bit	6 and bit0 w	hich is are s	et to "1"

(8) SDRAM controller

	SDRAW C		7	C	F	4	2	2	1	0
Symbol	Name	Address	7	6	5	•	3	_	1	•
			_	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC
				ı	ı		W	1	1	1
			0	0	0	0	0	1	0	0
	SDRAM		Always	Always	Mode	Write	Burst stop	Select read	d burst	0: Disable
	access		write "0"	write "0"	register	recovery	command	length		1: Enable
SDACR1	control	0250H			set delay	time		00: Reserv		
	register 1				time			01: Full pag	•	
	. og.o.o.							10: 1 word		
								Single	,	
								11: Full pa		
								Single		
						SBS	SDRS1	SDRS0	SMUXW1	SMUXW0
	SDRAM							R/W		
	access					0	0	0	0	0
SDACR2	control	0251H				Number	Selecting F	ROW	Selecting a	address
	register 2					of banks	address siz	ze	Multiplex ty	/ре
	9									
						SSAE	SRS2	SRS1	SRS0	SRC
			R/W			SSAE	SKSZ	R/W	3K30	SKC
	SDRAM		0			1	0	0	0	0
	refresh		Always			SR Auto	Refresh int	_		Auto
SDRCR	control	0252H	write "0"			exit	000: 47 sta		156 states	refresh
	register					function	001: 78 sta		295 states	0: Disable
						0: Disable	010: 97 sta		249 states	1: Enable
						1: Enable	011: 124 st	ates 111:	312 states	
								SCMM2	SCMM1	SCMM0
	SDRAM								R/W	1
SDCMM	command	0253H						0	0	0
	register							lss	suing comma	and

(9) 8-bit timer

Symbol	Name	Address	7	6	5	4	3	2	1	0					
Cymbol	Hamo	71441000	TAORDE				I2TA01	TA01PRUN		TAORUN					
			R/W						W	171011011					
			0				0	0	0	0					
	TMRA01		Double				IDLE2	TMRA01	UP	UP					
TA01RUN	RUN	1100H	buffer				0: Stop	prescaler	counter	counter					
	register		0: Disable				1: Operate	prescaler	(UC1)	(UC0)					
			1: Enable					0: Stop and		,					
								1: Run (Co							
		1102H						1. 1(00	ин ир)						
TA0REG	8-bit timer	(Prohibit													
17.01.120	register 0	RMW)					efined								
		1103H				0	_								
TA1REG	8-bit timer	(Prohibit				\	N								
	register 1	`RMW)					efined								
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0					
					,		/W								
	TMRA01		0	0	0	0	0	0	0	0					
TA01MOD	mode	1104H	Operation r		PWM cycle		Source clock	c for TMRA1	Source clock	for TMRA0					
.,	register	1.15-111	00: 8-bit tim		00: Reserve	ed	00: TA0TR	G	00: Reserv	ed					
	9,0.0.		01: 16-bit ti		01: 26		01: φT1		01: φT1						
			10: 8-bit PF		10: 2 ⁷		10: φT16		10: φT4						
			11: 8-bit PV	VM mode	11: 2 ⁸		11: φT256		11: φT16	TA 45510					
				/			TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS					
	TMRA1			//		//	1	// 1	0	W o					
	flip-flop	1105H					00: Invert		TA1FF	TA1FF					
TA1FFCR	control	(Prohibit					01: Set TA		control for	Inversion					
	register	RMW)					10: Clear T		inversion	select					
							11: Don't c	are	0: Disable	0: TMRA0					
									1: Enable	1: TMRA1					
			TA1RDE				I2TA23	TA23PRUN	TA3RUN	TA2RUN					
			R/W					R	W	ı					
	TMRA23		0				0	0	0	0					
TA23RUN	RUN	1108H	Double				IDLE2	TMRA23	UP	UP					
1712011011	register	110011	buffer				0: Stop	prescaler	counter	counter					
			0: Disable 1: Enable				1: Operate		(UC3)	(UC4)					
			1. Lilabic					0: Stop and							
								1: Run (Co	unt up)						
TAODEO	8-bit timer	110AH													
TA2REG	register 2	(Prohibit RMW)					N - f:l								
		,				Unde	efined								
TA3REG	8-bit timer	110BH (Prohibit				1									
.,	register 3	RMW)					efined								
		,	TA23M1	TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0					
					. 7717721		/W								
	TMDAGG		0	0	0	0	0	0	0	0					
TAGOMOD		110CH	Operation r	node	PWM cycle		Source clock	c for TMRA3	Source clock	for TMRA2					
A / 3N/II 11 11	mode 110CH		TMRA23 mode					00: 8-bit tim		00: Reserve		00: TA2TR	G	00: Reserv	ed
TA23MOD					01: 2 ⁶		01: φT1		01: φT1						
TAZSIVIOD	register		01: 16-bit ti												
TA23IVIOD			10: 8-bit PF	PG mode	10: 2 ⁷		10: φT16		10: φT4						
TAZSINOD				PG mode			11: φT256	TAREFOR	11: φT16	TAGETIC					
TAZSINOD			10: 8-bit PF	PG mode	10: 2 ⁷		11: φT256 TA3FFC1	TA3FFC0	11: φT16 TA3FFIE	TA3FFIS					
TAZ3MOD	register		10: 8-bit PF	PG mode	10: 2 ⁷		11: φT256 TA3FFC1	V	11: \psiT16 TA3FFIE R	W					
	register TMRA3	110DH	10: 8-bit PF	PG mode	10: 2 ⁷		11: φT256 TA3FFC1 \ 1	N 1	11: φT16 TA3FFIE R 0	W 0					
TA3FFCR	register TMRA3 flip-flop	(Prohibit	10: 8-bit PF	PG mode	10: 2 ⁷		11: φT256 TA3FFC1 1 00: Invert	N 1 TA3FF	11: φT16 TA3FFIE R 0 TA3FF	W 0 TA3FF					
	register TMRA3		10: 8-bit PF	PG mode	10: 2 ⁷		11: \phiT256 TA3FFC1 \(\) 1 00: Invert \(\) 01: Set TA	N 1 TA3FF 3FF	11: \phiT16 TA3FFIE R 0 TA3FF control for	W 0 TA3FF inversion					
	TMRA3 flip-flop control	(Prohibit	10: 8-bit PF	PG mode	10: 2 ⁷		11: φT256 TA3FFC1 1 00: Invert	N 1 FA3FF 3FF FA3FF	11: φT16 TA3FFIE R 0 TA3FF	W 0 TA3FF					

(10) 16-bit timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
			R/	W			R/	W		R/W
			0	0			0	0		0
	TMRB0		Double	Always			IDLE2	TMRB0		Up
TB0RUN	RUN	1180H	buffer	write "0"			0: Stop	Prescaler		counter
	register		0: Disable				1: Operate	1 1000aloi		UC10
			1: Enable					0: Stop and	d clear	ı
								1: Run (Co		
			_	_	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0
			R/	W	W*			R/W		
			0	0	1	0	0	0	0	0
	TMRB0	1182H	Always wri	te "00".	Execute	Capture tin	ning	Control	TMRB0 so	
TB0MOD	mode	(Prohibit	.,		software	00: Disable		up counter		
	register	RMW)			capture	01: Reserv	red	0: Disable	01: φT1	
					0: Software	10: Reserv		clearing	10: φT4	
					capture	11: TA1OL		1: Enable	11: φT16	
					1: Undefined	TA1OL		clearing		
			-	=	TB0CT1	TB0C0T1	TB0E1T1	TB0E0T1		TB0FF0C0
			V				R/W		W	
			1	1	0	0	0	0	1	1
	TMRB0		Always wri	te "11".			ersion trigge	r	Control TB	0FF0
	flip-flop	1183H				0: Disable tr			00: Invert	
TB0FFCR	control	(Prohibit				1: Enable tri		1	01: Set 10: Clear	
	register	RMW)			Invert when the UC	Invert when the UC	Invert when the UC	Invert when the UC	11: Don't c	are
	3				value is	value is	value	value	* Always re	
					loaded into	loaded into	matches	matches		
					TB0CP1.	TB0CP0.	the value in	the value in		
							TB0RG1.	TB0RG0.		
	16-bit timer	1188H				-	=			
TB0RG0L	register 0	(Prohibit					٧			
	low	RMW)				Unde	efined			
	16-bit timer	1189H				-	=			
TB0RG0H	register 0	(Prohibit					٧			
	high	RMW)				Unde	efined			
TDODOM	16-bit timer	118AH				-				
TB0RG1L	register 1 low	(Prohibit RMW)					<u>V</u>			
		,				Unde	efined			
TB0RG1H	16-bit timer register 1	118BH (Prohibit				1	V			
ו פאועם וח	high	RMW)					efined			
	Capture	,				Unide	, iii leu			
TB0CP0L	register 0	118CH					- २			
. 200, 02	low						efined			
	Capture					51140	_			
ТВ0СР0Н	register 0	118DH				ſ	₹			
	high						efined			
	Capture						=			
TB0CP1L	register 1	118EH					₹			
	low						efined			
	Capture					-	_			
TB0CP1H	register 1	118FH				F	3			
	high					Unde	efined			

(11) UART/serial channel

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	channel 0	1200H (Prohibit	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
SCOBOL	buffer	RMW)			R (F	Receiving)/M	/ (Transmiss	sion)		
	register	TXIVIV)				Unde	efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		W	,	ear 0 after re			W
	Serial		Undefined	0	0	0	0	0	0	0
SC0CR	channel 0	1201H	Receive	Parity	Parity		1: Error	1	0: SCLK0↑	0: Baud
	control register		data bit8	0: Odd 1: Even	0: Disable	Overrun	Parity	Framing	1: SCLK0↓	rate
	regioter			i. Even	1: Enable					generator 1: SCLK0
										pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
			150	0.02	TOTE		W	Oilio	001	000
	0 1		0	0	0	0	0	0	0	0
	Serial channel 0		Trans-	0: CTS	0: Receive	Wake-up	00: I/O Inte	rface mode	00: TAOTE	RG
SC0MOD0	mode 0	1202H	mission	disable	disable	0: Disable	01: 7-bit U		01: Baud i	
	register		data bit8	1: CTS	1: Receive	1: Enable	10: 8-bit U	ART mode	genera	ator
	Ü			enable	enable		11: 9-bit U	ART mode	10: Interna	
									11: Extern	
				DDOADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	(0 input)
	Serial			BR0ADDE	DRUCKI		W	DRU52	DRUST	BR0S0
	channel 0		0	0	0	0	0	0	0	0
BR0CR	baud rate	1203H	Always	(16-K)/16	00: φT0	0		-	divisor "N" (
	control		write "0"	divided	01: φT2		OCT III	c ricquericy	divisor iv (0 10 1)
	register			0: Disable	10: φT8					
				1: Enable	11: φT32					
	Serial						BR0K3	BR0K2	BR0K1	BR0K0
BR0ADD	channel 0	1204H						R.	W	
BROADB	K setting	120411					0	0	0	0
	register						Set th	e frequency	divisor "K" (1 to F)
			I2S0	FDPX0						
	0-11		R/							
	Serial channel 0		0	0						
SC0MOD1	mode 1	1205H	IDLE2	I/O						
	register		0: Stop 1: Operate	interface mode						
	. a girana		1. Operate	0: Half duplex						
				1: Full duplex						
			PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
			-		ı		W			
			0	0	0	0	0	0	0	0
	IrDA		Select	Receive	Transmit	Receive	Select rece	eive pulse w	idth	
SIRCR	control	1207H	transmit	data	0: Disable	0: Disable	Set effective	ve pulse wi	dth for equ	al or more
	register		pulse	0: "H" pulse	1: Enable	1: Enable		value + 1) +		
			width	1: "L" pulse			Can be set	:: 1 to 14		
			0: 3/16				Can not be			
			1: 1/16					,		

(12) Serial bus interface (SBI)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/ SWRMON
		1240H		W		R/W		V	V	R/W
	Serial bus	(l ² C	0	0	0	0		0	0	0/1
SBI0CR1	interface 0 control register 1	Mode) (Prohibit RMW)	000: 8 00	transfer bits 01: 1 010: 01: 5 110:	2 011: 3	Acknowle -dge mode 0: Disable 1: Enable		000: 5 00	the devisor vol. 6 010: 01: 6 010: 01: 10 110: ved	7 011: 8
	Serial bus	1241H	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
SBI0DBR	interface buffer register	(Prohibit RMW)			R (R		V (Transmiss efined	sion)		
	· · · · · · · ·		SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS
				I		V	٧	I	I	I
	I2CBUS0	1242H	0	0	0	0	0	0	0	0
I2C0AR	address register	(Prohibit RMW)			Slav	e address se	etting			Address recognition 0: Disable 1: Enable
			MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
				 	·		٧	 	 	1
		1243H	0 0: Slave	0	0	1	0	0	0	0
SBIOCR2	Serial bus interface Interface control register 2	(I ² C Mode) (Prohibit RMW)	1: Master	0: Receiver 1: Transmit	condition generation 0: Stop	INTSBI interrupt monitor 0: Request 1: Cancel	SBI operati selection 00: Port mo 01: Reserve 10: I ² C mod 11: Reserve	ode ed de	Software re generate w and "01", th internal res generated.	rite "10" nen an
			MST	TRX	BB	PIN	AL	AAS	AD0	LRB
		1243H	_	_	_	1	ξ .	_	_	_
SBIOSR	Serial bus interface status register	(I ² C Mode) (Prohibit RMW)	0 0: Slave 1: Master	0 0: Receiver 1: Transmit		1 INTSBI interrupt 0: Request 1: Cancel	lost detection monitor	0:	0 GENERAL CALL detection monitor 0: Undetected 1: Detected	
			=	I2SBI0						
	Serial bus	1244H	W	R/W						
SBI0BR0	interface Baud rate register 0	(Prohibit RMW)	0 Always write "0"	0 IDLE2 0: Stop 1: Run						
			P4EN	=						
	0		V	V						
	Serial bus interface	1245H	0	0						
SBI0BR1	Baud rate register 1	(Prohibit RMW)	Internal clock 0: Stop 1: Run	Always write "0"						

(13)SPI controller (1/4)

Symbol	Name	Address		6	5	4	3	2	1	0
				XEN				CLKSEL2	CLKSEL1	CLKSEL0
				R/W					R/W	l
				0				1	0	0
		0820H		SYSCK				Baud rate s	election	
		002011		0: Disable				000: f _{SYS}	100: f _{SY}	_S /16
				1: Enable				001: f _{SYS} /2	101: f _{SY}	_S /32
								010: f _{SYS} /4	110: f _{SY}	_S /64
	SPI mode							011: f _{SYS} /8	111: Res	served
SPIMD	setting		LOOPBACK	MSB1ST	DOSTAT		TCPOL	RCPOL	TDINV	RDINV
	register			R/W				R/	W	
			0	1	1		0	0	0	0
			LOOPBACK	Start bit for	SPDO pin		Synchronous	Synchronous	Invert data	Invert data
		0821H	test mode	transmit	(No		clock edge	clock edge	during	during
			0: Disable 1: Enable	0: LSB	transmit)		during transmitting	during receiving	transmitting 0: Disable	receiving 0: Disable
			i. ∟iiabie	1: MSB	0: Fixed to "0"		0: Falling	0: Falling	1: Enable	1: Enable
					1: Fixed to		1: Rising	1: Rising		
					"1"					
			CEN	SPCS_B	UNIT16			ALGNEN	RXWEN	RXUEN
				R/W					R/W	
			0	1	0			0	0	0
		0822H	Communic	SPCS pin	Data length			Full duplex	Sequential	Receive
			ation control	0: Output	0: 8bit			alignment	receive	UNIT
			0: Disable	"0"	1: 16bit			0: Disable	0: Disable	0: Disable
			1: Enable	1:Output "1"				1: Enable	1: Enable	1: Enable
SPICT	SPI control register		CRC16_7_B	CRCRX_TX_B	CRCRESET_B				DMAERFW	DMAERFR
	register			R/W					R	W
			0	0	0				0	0
		0823H	CRC	CRC data	CRC				Micro	Micro
		U623FI	selection	0: Transmit	Calculation				DMA	DMA
			0: CRC7	1: Receive	register				0: Disable	0: Disable
			1: CRC16		0:Reset				1: Enable	1: Enable
					1:Relese reset					
							TEND	REND	RFW	RFR
								F	?	1
							1	0	1	0
							Receiving	Receive	Transmit	Receive
		0824H					0:	shift t	buffer	buffer
		002411					Operation	register	0: Exist	0: No valid
SPIST	SPI status						1: No	0: No data 1: Exist	un-transmit ted data	data
3F131	register						operation	data		1: Exist valid data
									un-transmit	
									ted data	
		0825H								
I										

(13)SPI controller (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			CRCD7	CRCD6	CRCD5	CRCD4	CRCD3	CRCD2	CRCD1	CRCD0
		0826H					R			
		002011	0	0	0	0	0	0	0	0
SPICR	SPI CRC				CRC ca	culation re	sult load regi	ster [7:0]		-
OI IOIX	register		CRCD15	CRCD14	CRCD13	CRCD12	CRCD11	CRCD10	CRCD9	CRCD8
	-	0827H			.		R			1
		002711	0	0	0	0	0	0	0	0
					CRC cal	culation res	ult load regis	ter [15:8]		
							TENDIS	RENDIS	RFWIS	RFRIS
								R/\	W	
							0	0	0	0
							Read	Read	Read	Read
	SPI SPIIS status	rrupt tus					0:No interrupt			· ·
							1:interrupt	1:interrupt	1:interrupt	1:interrupt
SPIIS							Write	Write	Write	Write
	register						0:Don't care	0:Don't care	0:Don't care	0:Don't care
							1:Clear	1:Clear	1:Clear	1:Clear
		0829H								
		002911								
							TENDWE	RENDWE	RFWWE	RFRWE
								R	}	
							0	0	0	0
	SPI	082AH					Clear SPIIS	Clear SPIIS	Clear SPIIS	Clear SPIIS
	interrupt						<tendis></tendis>	<rendis></rendis>	<rfwis></rfwis>	<rfris></rfris>
SPIWE	status write						0: Disable	0: Disable	0: Disable	0: Disable
	enable register						1: Enable	1: Enable	1: Enable	1: Enable
	3									
		082BH								

(13) SPI controller (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							TENDIE	RENDIE	RFWIE	RFRIE
								R/	W	
							0	0	0	0
		082CH					TEND	REND	RFW	RFR
	SPI interrupt						interrupt	interrupt	interrupt	interrupt
SPIIE	enable						0: Disable	0: Disable	0: Disable	0: Disable
	register						1: Enable	1: Enable	1: Enable	1: Enable
		082DH								
		002011								
							TENDIR	RENDIR	RFWIR	RFRIR
								R	}	
							0	0	0	0
		082EH					TEND	REND	RFW	RFR
	SPI interrupt						interrupt	interrupt	interrupt	interrupt
SPIIR	request						0: None	0: None	0: None	0: None
	register						1: Generate	1: Generate	1: Generate	1: Generate
		082FH								
			TXD7	TXD6	TXD5	TXD4	TXD3	TXD2	TXD1	TXD0
	0830H			1	i		W	1	1	i
	SPI		0	0	0	0	0	0	0	0
SPITD	transmissio					1	lata register [1		
	n data register		TXD15	TXD14	TXD13	TXD12	TXD11	TXD10	TXD9	TXD8
	. 0 9.0.0	0831H		T	I	1	:/W	T	1	1
			0	0	0	0	0	0	0	0
			Transmission data register [15:8]							

(13) SPI controller (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			RXD7	RXD6	RXD5	RXD4	RXD3	RXD2	RXD1	RXD0
		0832H				F	2			
		U632⊓	0	0	0	0	0	0	0	0
SPIRD	SPI receive				F	Receive data	register [7:0	0]		•
SPIND	register		RXD15	RXD14	RXD13	RXD12	RXD11	RXD10	RXD9	RXD8
		0833H				F	?			
		U033FI	0	0	0	0	0	0	0	0
					R	eceive data	register [15:	8]		
			TSD7	TSD6	TSD5	TSD4	TSD3	TSD2	TSD1	TSD0
		0834H				F	₹			
	SPI		0	0	0	0	0	0	0	0
SPITS	transmission				Trans	mission data	shift registe	er [7:0]		
35113	data shift		TSD15	TSD14	TSD13	TSD12	TSD11	TSD10	TSD9	TSD8
	register	0835H				F	₹			
		003311	0	0	0	0	0	0	0	0
					Tran	nsmission da	ıta register [15:8]		
			RSD7	RSD6	RSD5	RSD4	RSD3	RSD2	RSD1	RSD0
		0836H				F	₹			
		003011	0	0	0	0	0	0	0	0
CDIDC	SPIRS SPI receive data register									
SFINS			RSD15	RSD14	RSD13	RSD12	RSD11	RSD10	RSD9	RSD8
	ŭ	0837H				R/	W			
		003/11	0	0	0	0	0	0	0	0

(14) AD converter (1/2)

Name	Address	7	6	5	4	3	2	1	0
		EOCF	ADBF	-	_	ITM0	REPEAT	SCAN	ADS
								,	
				0	0	1		0	0
AD 1		AD	AD	Always			Repeat	Scan mode	AD
	1200	conversion	conversion	write "0"	write "0"	1 time	mode	0: Fixed	conversion
	IZDON	end flag	BUSY flag				0: Single	channel	start
register o		1:END	1: Busy			4 times	mode	mode	1: Start
							-	1: Channel	always
							mode	scan	read
								mode	as "0"
		VREFON	I2AD	=	=	=	=	ADCH1	ADCH0
		R/W	R/W			R/	W		
AD mode		0	0	0	0	0	0	0	0
control	12B9H	Ladder	IDLE2	Always	Always	Always	Always	Input chan	nel
register 1		resistance	0: Stop	write "0"	write "0"	write "0"	write "0"	000: AN0	
			1: Operate						
		1: ON							
									ADTRG
		_	_	_	l		_	_	ADING
		0	0	0		1	n	n	0
AD mode					1				AD
control	12BAH			write "0"		,	write "0"	write "0"	external
register 1									trigger start
									control
									0: Disable
									1: Enable
AD result		ADR01	ADR00						ADR0RF
register 0	12A0H	F	₹						R
low		Unde	efined						0
AD result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
register 0	12A1H				F	۲			
high					Unde	efined			
AD result		ADR11	ADR10						ADR1RF
register 1	12A2H	·	٦						R
low		Unde	efined						0
AD result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
register 1	12A3H				F	3			
high					Unde	efined			
AD result		ADR21	ADR20						ADR2RF
register 2	12A4H								R
low		Unde	efined						0
AD result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
register 2	12A5H				F	٦			
high					Unde	efined			
AD result		ADR31	ADR30						ADR3RF
	404011		₹						R
register 3	12A6H								
register 3 low	12A6H		efined						0
Ü	12A6H			ADR37	ADR36	ADR35	ADR34	ADR33	0 ADR32
low	12A6H 12A7H	Unde	efined	ADR37		ADR35	ADR34	ADR33	
	AD mode control register 0 AD mode control register 1 AD mode control register 1 AD result register 0 low AD result register 1 low AD result register 1 low AD result register 2 low AD result register 2 low	AD mode control register 1 AD mode control register 1 AD mode control register 1 AD mode control register 1 AD result register 0 low AD result register 0 high AD result register 1 12A1H low AD result register 1 12A2H low AD result register 1 12A3H high AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low AD result register 2 low	Name Address 7 AD mode control register 0 12B8H 0 AD conversion end flag 1:END Name AD conversion end flag 1:END AD mode control register 1 12B9H R/W 0 AD mode control register 1 12B9H Ladder resistance 0: OFF 1: ON AD mode control register 1 12BAH Always write "0" AD result register 0 high 12A0H ADR01 AD result register 1 low 12A1H ADR09 AD result register 1 high 12A2H ADR11 AD result register 1 high 12A3H ADR19 AD result register 2 low 12A4H ADR29 AD result register 2 low 12A4H ADR29 AD result register 2 low ADR29 ADR29	Name Address 7 6 AD mode control register 0 12B8H 0 0 AD mode control register 1 AD mode control register 1 VREFON I2AD R/W R/W Q 12B9H AD mode control register 1 12B9H Ladder resistance 0: OFF 1: ON 1: Operate 1: Operate 1: ON AD mode control register 1 12BAH — — — — — — — — — — — — — — — — — — —	Name	Name Address 7 6 5 4	Name	AD mode control register 0	AD mode control register 0 1288H

(15) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0		-	I2WDT	RESCR	-
				R/W				R/	W	
	WDT		1	0	0		0	0	0	0
WDMOD	mode register	1300H	WDT control 1: Enable	Select dete 00: 2 ¹⁵ /f _{IO} 01: 2 ¹⁷ /f _{IO} 10: 2 ¹⁹ /f _{IO} 11: 2 ²¹ /f _{IO}	ecting time		Always write "0"	IDLE2 0: Stop 1: Operate	1: Internally connects WDT out to the reset pin	Always write "0"
WDCR	WDT control register	1301H (Prohibit RMW)			B1H: WDT	- V - disable code	- V - e 4E: WD	Γ clear code		

(16) RTC (Real time clock)

Symbol	Name	Address	7	6	5	4	3	2	1	0
,				SE6	SE5	SE4	SE3	SE2	SE1	SE0
OF OD	Second	400011			1	I	R/W	I	I	
SECR	register	1320H					Undefined			
			"0" is read	40 sec.	20 sec.	10 sec.	8 sec.	4 sec.	2 sec.	1 sec.
				MI6	MI5	MI4	MI3	MI2	MI1	MIO
MINID	Minute	400411			1	l .	R/W	l	l.	l.
MINR	register	1321H					Undefined			
			"0" is read	40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1 min.
					HO5	HO4	HO3	HO2	HO1	HO0
	Harri					•	R/	W	•	
HOURR	Hour register	1322H					Unde	efined		
	register		"0" is	read	20 hours (PM/AM)	10 hours	8 hours	4 hours	2 hours	1 hour
								WE2	WE1	WE0
DAVD	Day	420011							R/W	
DAYR	register	1323H							Undefined	
					"0" is read			W2	W1	W0
					DA5	DA4	DA3	DA2	DA1	DA0
DATED	Date	122411					R/	W	·	
DATER	register	1324H					Unde	efined		
			"0" is	read	20 days	10 days	8 days	4 days	2 days	1 day
						MO4	MO3	MO2	MO1	MO0
		1325H						R/W	•	
								Undefined		
		PAGE0		"0" is read		10 month	8 month	4 month	2 month	1 month
MONTHR	Month	PAGE1								0: Indicator
	register									for 12
						"0" is read				hours
						0 10 1044				1: Indicator
										for 24
			\/ C 7	VEC	VEC	VE4	٧٢٥	٧٥	V/E4	hours
		1326H	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0
		1320П					/W efined			
		PAGE0	80 4000	40 years	20 years	10 years	8 years	1 voore	2 40000	1 voor
YEARR	Year		80 years	40 years	20 years	10 years	o years	4 years	2 years	1 year
	register	PAGE1							Leap year : 00: Leap ye	
					"0" is	read			01: One ye	
									10: Two ye	
									11: Three y	
			INTENA			ADJUST	ENATMR	ENAALM		PAGE
		1327H	R/W			W	R	W		R/W
PAGER	Page	(Prohibit	0			Undefined		efined		Undefined
1 / OLIK	register	RMW)	INTRTC			0: Don't	Clock	Alarm /		PAGE
		,	0: Disable	"0" is	read	care	enable	enable	"0" is read	setting
			1: Enable		T	1: Adjust				
			DIS1HZ	DIS16HZ	RSTTMR	RSTALM		_	_	_
	D	1328H					<u>N</u>			
RESTR	Reset	(Prohibit	411	4011	1.5		fined			
	register	RMW)	1Hz	16Hz	1: Reset	1: Reset		Δ.		
			0: Enable	0: Enable	Clock	alarm		Always	write "0"	
		l	1: Disable	1: Disable	l		l			

(17) Melody/alarm generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
			AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1
ALM	Alarm pattern	1330H		_		R/	W	_		
ALIVI	register	133011	0	0	0	0	0	0	0	0
	. ag.a.a.			•	•	Alarm pa	attern set	•		•
			FC1	FC0	ALMINV	-	-	-	-	MELALM
					<u> </u>		W	·	,	
	Melody/		0	0	0	0	0	0	0	0
MELALMC	alarm control register	1331H	Free run control 00: Hold 01: Restar 10: Clear 11: Clear	t	Alarm frequency invert 1: Invert		Always	write "0"		Output frequency 0: Alarm 1: Melody
			ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0
MELFL	Melody frequency	1332H				R/	W			
IVIELEL	L-register	133211	0	0	0	0	0	0	0	0
					Mel	ody frequen	cy set (Low	8bit)		•
			MELON				ML11	ML10	ML9	ML8
			R/W					R/	W	
			0				0	0	0	0
MELFH	Melody frequency H-register	1333H	Melody counter control 0: Stop and clear 1: Start				Melod	/ set (Upper	4 bits)	
					_	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
	Alarm interrupt						R/W			
ALMINT	enable	1334H			0	0	0	0	0	0
	enable register				Always write "0"	INT	ALM4 to INT	ALM0 alarm	n interrupt ei	nable

(18) NAND flash controller (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
,	NAND		D7	D6	D5	D4	D3	D2	D1	D0	
ND0FDTR	flash data	1D00H	R/W								
	transfer register		Undefined Data window to read/write NAND flash								
	rogiotoi		WE	ECC1	ECC0	CE	PCNT1	PCNT0	ALE	CLE	
			WE ECC1 ECC0 CE PONTT PONTT ALE CLE R/W								
			0	0	0	0	0	0	0	0	
			0: Disable	ECC circuit		Chip	Power Con	trol	Address	Command	
	NAND flash mode		write	11 (at <ce></ce>		enable	l		Latch	Latch	
ND0FMCR	control	1CC4H	operation 1: Enable	00 (at <ce> 01 (at <ce></ce></ce>		0: Disable (NDCE is	Always writ	te "11"	Enable	Enable	
	register		write	10 (at <ce></ce>		high)			0: Low	0: Low	
			operation		calculated	1: Enable			1: High	1: High	
				by NDFC		(NDCE is					
					=0): Read ID	low)					
			BUSY	data							
	NAND		R								
ND0FSR	flash	1CC8H	Undefined								
	status register		0: Ready								
	109.000		1: Busy								
										RDY	
			//							R/W	
										0 Read:	
	NAND									0: None	
	flash									1: Change	
ND0FISR	interrupt	1CCCH								NDR/B	
	status register									signal from	
	register									BUSY to READY.	
										Write:	
										0: No change	
										1: Clear to "0"	
	NAND flash interrupt mask register		INTEN							MRDY	
ND0FIMR		1CD0H	R/W 0							R/W 0	
NDOI IIVIIX		100011	0: Disable							Mask for	
			1: Enable							RDY	
	NAND						SPW3	SPW2	SPW1	SPW0	
	flash strobe pulse width register							R/	w		
ND0FSPR		1CD4H					0	0	0	0	
							Pu	lse width for	NDRE, ND	WE	
							= f _S y	$_{CS} \times (This\ re)$	egister's valu	ue + 1)	
											RST
NDOEDOTE	NAND	400011								R/W	
ND0FRSTR	flash reset	1CD8H								0	
	register									Reset controller	
NDCR	NAND flash control register	01C0H	CHSEL							SOLITIONE	
			R/W								
			0								
			Channel								
			selection								
			0: Channel 0								
			1: Channel 1						_		
	NAND	ECC 1CB0H	D7	D6	D5	D4	D3	D2	D1	D0	
ND0ECCRD	flash ECC code register		R								
					Dat	a window to	read ECC o	ode			

(17) NAND flash controller (2/2)

		Address	7	6	5	4	3	2	1	0
Symbol	Name	Address	_			-	D3		•	
ND1FDTR	NAND		D7	D6	D5	D4		D2	D1	D0
	flash data transfer	1D00H		R/W Undefined						
	register		Undefined Data window to read/write NAND flash							
	rogiotoi		WE	ECC1		CE	PCNT1	PCNT0	ALE	CLE
			VVE	ECCI	ECC0		W PCNTT	PCNTU	ALE	CLE
			0	0	0	0	0	0	0	0
	NAND		0: Disable	ECC circuit	· ·	Chip	Power Con		Address	Command
	NAND flash		write	11 (at <ce></ce>	=X): Reset	enable			Latch	Latch
ND1FMCR	mode	1CE4H	operation	00 (at <ce></ce>		0: Disable	Always writ	te "11"	Enable	Enable
ND II WOR	control	102411	1: Enable	01 (at <ce></ce>		(NDCE is				
	register		write	10 (at <ce></ce>	,	high)			0: Low	0: Low
	· ·		operation		calculated	1: Enable			1: High	1: High
				by NDFC	0) D 11D	(NDCE is				
				10 (at <ce></ce>	=0): Read ID	low)				
			BUSY	uaia						
	NAND		R							
ND1FSR	flash	1CE8H	Undefined							
	status		0: Ready				_			
	register		1: Busy							
										RDY
										R/W
										0
		1CECH								Read:
	NAND									0: None
ND1FISR	flash									1: Change
NDIFISK	interrupt status	ICLOIT								NDR/B
	register									signal from BUSY to
	register									READY.
										Write:
										0: No change
										1: Clear to "0"
	NAND		INTEN							MRDY
	flash		R/W							R/W
ND1FIMR	interrupt mask	1CF0H	0							0
			0: Disable							Mask for
	register		1: Enable							RDY
		NAND flash strobe					SPW3	SPW2	SPW1	SPW0
								1	W	
ND1FSPR	pulse	1CF4H					0	0	0	0
	width						Pul	lse width for	NDRE, ND	WE
	register						= f _S \	$_{YS} imes (This\; re$	egister's val	ue +1)
ND1FRSTR	-									RST
	NAND flash reset register	1CF8H								R/W
										0
										Reset
										controller
	NAND		D7	D6	D5	D4	D3	D2	D1	D0
ND1ECCRD	flash ECC	1CB0H				F	₹			
	code				Dat	a window to	read ECC c	ode		
register			Data window to read ECC code							

(19) I²S

Symbol	Name	Address	7	6	5	4	3	2	1	0	
I2SBUFR		0800H	R15/R7	R14/R6	R13/R5	R12/R4	R11/R3	R10/R2	R9/R1	R8/R0	
	I ² S FIFO	(Prohibit	W								
	buffer (R)	RMW)		Undefined							
		,		Register for transmitting buffer (FIFO) (Right channel)							
		0808H	L15/L7	L14/L6	L13/L5	L12/L4	L11/L3	L10/L2	L9/L1	L8/L0	
I2SBUFL	I ² S FIFO buffer (L)	(Prohibit	W								
IZODOI E		RMW)		Undefined							
		,		Register for transmitting buffer (FIFO) (Left channel)							
			TXE	FMT	BUSY	DIR	BIT	MCK1	MCK0	12SWCK	
			R/W		R	R/W					
			0	0	0	0	0	0	0	0	
			Transmit	Mode	Status	First bit	Bit	Baud rate		WS clock	
			0: Stop	0: I ² S	0: Stop	0: MSB	number		10: f _{SYS} /4	0: fs/4	
			1: Start	1: SIO	1: Under	1: LSB	0: 8 bits	01: f _{SYS} /2	11: f _{SYS} /8	1: TA1OUT	
	I ² S control register 0				transmitting		1: 16 bits				
I2SCTL0			I2SWLVL	EDGE	I2SFSEL	12SCKE				SYSCKE	
1230120					W	ı				R/W	
			0	0	0	0				0	
			WS level	Clock	Select for	Clock				System	
		080FH	0: Low left		stereo	enable				clock	
			1: High left		0: Stereo	(After				0: Disable	
				1: Rising	(2 channel)	transmit)				1: Enable	
					1: Monaural	0: Operation					
					(1 channel)	1: Stop					

TOSHIBA TMP92CA25

6. Notes and Restrictions

6.1 Notation

(1) The notation for built-in I/O registers is as follows: Register symbol <Bit symbol > Example: TA01RUN<TA0RUN > denotes bit TA0RUN of register TA01RUN.

(2) Read-modify-write instructions (RMW)

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET 3, (TA01RUN); Set bit3 of TA01RUN.

Example 2: INC 1, (100H); Increment the data at 100H.

• Examples of read-modify-write instructions on the TLCS-900

Exchange instruction

EX (mem), R

Arithmetic operations

ADD	(mem), R/#	ADC	(mem), R/#
SUB	(mem), R/#	SBC	(mem), R/#
INC	#3, (mem)	$\overline{\text{DEC}}$	#3, (mem)

Logic operations

```
AND (mem), R/# OR (mem), R/#
XOR (mem), R/#
```

Bit manipulation operations

STCF#3/A, (mem)	RES	#3, (mem)
SET #3, (mem)	CHG	#3, (mem)
TSET#3, (mem)		

Rotate and shift operations

RLC	(mem)	RRC	(mem)
RL	(mem)	RR	(mem)
SLA	(mem)	SRA	(mem)
SLL	(mem)	SRL	(mem)
RLD	(mem)	RRD	(mem)

(3) fosch, fc, fpph, fsys, fio and one state

The clock frequency input on pins X1 and 2 is referred to as fosch. The clock selected by PLLCR0<FCSEL> is referred as fc.

The clock selected by SYSCR1<SYSCK> is refer to as fFPH. The clock frequency give by fFPH divided by 2 is referred to as system clock fSYS. The clock frequency give by fSYS divided by 2 is referred to as fIO.

One cycle of fsys is referred to as one state.

6.2 Notes

(1) AM0 and AM1 pins

These pins are connected to the $V_{\rm CC}$ (Power supply level) or the $V_{\rm SS}$ (Grand level) pin. Do not alter the level when the pin is active.

(2) Reserved address areas

The 16 bytes area (FFFFF0H ~ FFFFFFH) cannot be used since it is reserved for use as internal area. If using an emulator, an optional 64 Kbytes of the 16M bytes area is used for emulator control. Therefore, if using an emulator, this area cannot be used.

(3) Standby mode (IDLE1)

When the HALT instruction is executed in IDLE1 mode (in which only the oscillator operates), the internal RTC (Real-time-clock) and MLD (Melody-alarm-generator) operate. When necessity, stop the circuit before the HALT instruction is executed.

(4) Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result, a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

(5) Watchdog timer

The watchdog timer starts operation immediately after a reset is released. Disable the watchdog timer when is not to be used.

(6) AD converter

The string resistor between the VREFH and VREFL pins can be cut by program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

(7) CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU. (e.g., the transfer source address register (DMASn).)

(8) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

(9) POP SR instruction


Please execute the POP SR instruction during DI condition.


TOSHIBA TMP92CA25

7. Package Dimensions

Package Name: P-LQFP144-1616-0.40C

Unit: mm





Note: Palladium plating