# TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

# TLCS-900/L1 Series

# TMP91CW28

# TOSHIBA CORPORATION

Semiconductor Company

# Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions. Low-Voltage, Low-Power

# CMOS 16-Bit Microcontroller TMP91CW28FG

# 1. Outline

The TMP91CW28 is a high-speed, high-performance 16-bit microcontroller suitable for low-voltage, low-power applications.

The TMP91CW28FG comes in a 100-pin mini flat package. Features of the TMP91CW28FG include the following:

- (1) High-speed 16-bit CPU (900/L1 CPU)
  - Instruction set is upwardly assembly code compatible with the TLCS-90
  - 16-Mbyte linear address space
  - Architecture based on general-purpose registers and register banks
  - 16-bit multiply/divide instructions and bit transfer/arithmetic instructions
  - 4-channel micro DMA (1.6 µs/2 bytes at 10 MHz)
- (2) Minimum instruction execution time: 400 ns (at 10 MHz)
- (3) 8-Kbyte on-chip RAM128-Kbyte on-chip ROM

## RESTRICTIONS ON PRODUCT USE

060116EBP

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as

set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023\_A

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023\_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
  is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from
  its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
  021023\_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619\_S

- (4) External memory expansion
  - 16-Mbyte off-chip address space for code and data
  - External bus interface with dynamic bus sizing for 8-bit and 16-bit data ports
- (5) 4-channel 8-bit timer
- (6) 2-channel 16-bit timer
- (7) 1-channel general-purpose serial interface
  - Both UART and synchronous transfer modes are supported
- (8) 2-channel serial bus interface
   Either I<sup>2</sup>C bus mode or clock-synchronous mode can be selected
- (9) 8-channel 10-bit AD converter (with internal sample/hold)
- (10) Watchdog timer
- (11) Key wakeup interrupt with 8-bit inputs
- (12) WAKE output pin
- (13) BCD adder/subtracter
- (14) Program patch logic
  - 6 banks of registers
- (15) 4-channel chip select/wait controller
- (16) 48 interrupt sources
  - 9 CPU interrupts: Triggered by software interrupt instruction or upon the execution of an undefined instruction
  - 21 internal interrupts: 7 priority levels
  - 18 external interrupts: 7 priority levels (16 interrupts supporting selection of triggering edge)
- (17) 80-pin input/output ports
- (18) Standby modes
  - Three HALT modes: Programmable IDLE2, IDLE1, STOP
- (19) Clock control
  - Clock gear: Changes the frequency of high-frequency clock within the range from fc to fc/16
- (20) Operating voltage range: 1.8 to 2.6 V (fc max = 10 MHz)

(21) Package: P-LQFP100-1414-0.50F





2006-03-24

# 2. Signal Descriptions

This section contains pin assignments for the TMP91CW28 as well as brief descriptions of the TMP91CW28 input and output signals.

# 2.1 Pin Assignment

The following illustrates the TMP91CW28FG pin assignment.



Figure 2.1.1 100-Pin LQFP Pin Assignment

# 2.2 Pin Usage Information

Table 2.2.1 to 2.2.4 list the input and output pins of the TMP91CW28, including alternate pin names and functions for multi-function pins.

| Pin Name    | Number<br>of Pins | I/O    | Functions                                                                                                                                                                                                                                                                           |  |  |  |
|-------------|-------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| P00 to P07  | 8                 | I/O    | Port 0: Individually programmable as input or output                                                                                                                                                                                                                                |  |  |  |
| AD0 to AD7  |                   | I/O    | Address/data (Lower): Bits 0 to 7 of the address/data bus                                                                                                                                                                                                                           |  |  |  |
| P10 to P17  | 8                 | I/O    | Port 1: Individually programmable as input or output                                                                                                                                                                                                                                |  |  |  |
| AD8 to AD15 |                   | I/O    | Address/data (Upper): Bits 8 to 15 of the address/data bus                                                                                                                                                                                                                          |  |  |  |
| A8 to A15   |                   | Output | Address: Bits 8 to 15 of the address bus                                                                                                                                                                                                                                            |  |  |  |
| P20 to P27  | 8                 | I/O    | Port 2: Individually programmable as input or output                                                                                                                                                                                                                                |  |  |  |
| A0 to A7    |                   | Output | Address: Bits 0 to 7 of the address bus                                                                                                                                                                                                                                             |  |  |  |
| A16 to A23  |                   | Output | Address: Bits 16 to 23 of the address bus                                                                                                                                                                                                                                           |  |  |  |
| P30         | 1                 | Output | Port 30: Output only                                                                                                                                                                                                                                                                |  |  |  |
| RD          |                   | Output | Read strobe: Asserted during a read operation from an external memory device                                                                                                                                                                                                        |  |  |  |
|             |                   |        | Also asserted during a read from internal memory if $P3.P30 = 0$ and $P3FC.P30F = 1$                                                                                                                                                                                                |  |  |  |
| P31         | 1                 | Output | Port 31: Output only                                                                                                                                                                                                                                                                |  |  |  |
| WR          |                   | Output | Write strobe: Asserted during a write operation on AD0 to AD7                                                                                                                                                                                                                       |  |  |  |
| P32         | 1                 | I/O    | Port 32: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| HWR         |                   | Output | Higher write strobe: Asserted during a write operation on AD8 to AD15                                                                                                                                                                                                               |  |  |  |
| P33         | 1                 | I/O    | Port 33: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| WAIT        |                   | Input  | Wait: Causes the CPU to suspend external bus activity $((1 + N)$ wait states)                                                                                                                                                                                                       |  |  |  |
| P34         | 1                 | I/O    | Port 34: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| BUSRQ       |                   | Input  | Bus request: Asserted to request that the AD0 to AD15, A0 to A23, $\overline{RD}$ , $\overline{WR}$ , $\overline{HWR}$ , $R/\overline{W}$ , and $\overline{CS0}$ to $\overline{CS3}$ pins be placed in high-impedance state (for external DMAC)                                     |  |  |  |
| P35         | 1                 | I/O    | Port 35: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| BUSAK       |                   | Output | Bus acknowledge: Indicates that the AD0 to AD15, A0 to A23, $\overline{RD}$ , $\overline{WR}$ , $\overline{HWR}$ , R/ $\overline{W}$ , and $\overline{CS0}$ to $\overline{CS3}$ pins have been placed in high-impedance state in response to $\overline{BUSRQ}$ (for external DMAC) |  |  |  |
| P36         | 1                 | I/O    | Port 36: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| R/ W        |                   | Output | Read/write: Indicates the direction of data transfer on the bus: 1 = Read or dummy cycle, 0 = Write cycle                                                                                                                                                                           |  |  |  |
| P37         | 1                 | I/O    | Port 37: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| P40         | 1                 | I/O    | Port 40: Programmable as input or output (with internal pull-up resistor)                                                                                                                                                                                                           |  |  |  |
| CS0         |                   | Output | Chip select 0: Asserted low to enable external devices at programmed addresses                                                                                                                                                                                                      |  |  |  |

Table 2.2.1 Pin Names and Functions (1/4)

Note: An external DMA controller configured with the BUSRQ and BUSAK pins cannot access the on-chip memory and peripheral functions of the TMP91CW28.

| Pin Name     | Number<br>of Pins | I/O    | Functions                                                                                                               |  |  |
|--------------|-------------------|--------|-------------------------------------------------------------------------------------------------------------------------|--|--|
| P41          | 1                 | I/O    | Port 41: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| CS1          |                   | Output | Chip select 1: Asserted low to enable external devices at programmed addresses                                          |  |  |
| P42          | 1                 | I/O    | Port 42: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| CS2          |                   | Output | Chip select 2: Asserted low to enable external devices at programmed addresses                                          |  |  |
| P43          | 1                 | I/O    | Port 43: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| CS3          |                   | Output | Chip select 3: Asserted low to enable external devices at programmed addresses                                          |  |  |
| P50 to P57   | 8                 | Input  | Port 5: Input only                                                                                                      |  |  |
| AN0 to AN7   |                   | Input  | Analog input: Input to the on-chip AD converter                                                                         |  |  |
| ADTRG        |                   | Input  | AD trigger: Starts an AD conversion (multiplexed with P53)                                                              |  |  |
| KWI0 to KWI7 |                   | Input  | Key wakeup input (multiplexed with P50 to P57)                                                                          |  |  |
| P60          | 1                 | I/O    | Port 60: Programmable as input or output                                                                                |  |  |
| SCK0         |                   | I/O    | Clock input/output pin when serial bus interface 0 is in SIO mode                                                       |  |  |
| P61          | 1                 | I/O    | Port 61: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| SO0          |                   | Output | Data transmit pin when serial bus interface 0 is in SIO mode                                                            |  |  |
| SDA0         |                   | I/O    | Data transmit/receive pin when serial bus interface 0 is in I <sup>2</sup> C mode; programmable as an open-drain output |  |  |
| P62          | 1                 | I/O    | Port 62: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| SI0          |                   | Input  | Data receive pin when serial bus interface 0 is in SIO mode                                                             |  |  |
| SCL0         |                   | I/O    | Clock input/output pin when serial bus interface 0 is in I <sup>2</sup> C mode; programmable as an open-drain output    |  |  |
| P63          | 1                 | I/O    | Port 63: Programmable as input or output                                                                                |  |  |
| INT0         |                   | Input  | Interrupt request 0: Programmable to be high-level, low-level, rising-edge or falling-edge sensitive                    |  |  |
| P64          | 1                 | I/O    | Port 64: Programmable as input or output                                                                                |  |  |
| SCOUT        |                   | Output | System clock output: Drives out fFPH clock                                                                              |  |  |
| P65          | 1                 | I/O    | Port 65: Programmable as input or output                                                                                |  |  |
| P66          | 1                 | I/O    | Port 66: Programmable as input or output                                                                                |  |  |
| P70          | 1                 | I/O    | Port 70: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| TAOIN        |                   | Input  | 8-bit timer 0 input: Input to timer 0                                                                                   |  |  |
| P71          | 1                 | I/O    | Port 71: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| TA1OUT       |                   | Output | 8-bit timer 1 output: Output from either timer 0 or timer 1                                                             |  |  |
| P72          | 1                 | I/O    | Port 72: Programmable as input or output (with internal pull-up resistor)                                               |  |  |
| TA3OUT       |                   | Output | 8-bit timer 3 output: Output from either timer 2 or timer 3                                                             |  |  |

| Table 2.2.2 | Pin Names and Functions   | (2/4) |
|-------------|---------------------------|-------|
| 10016 2.2.2 | r in Names and r unclions | (2/4) |

| Pin Name | Number<br>of Pins | I/O    | Functions                                                                                                               |  |  |  |
|----------|-------------------|--------|-------------------------------------------------------------------------------------------------------------------------|--|--|--|
| P73      | 1                 | I/O    | Port 73: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| P74      | 1                 | I/O    | Port 74: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| P75      | 1                 | I/O    | Port 75: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| P80      | 1                 | I/O    | Port 80: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB0IN0   |                   | Input  | 16-bit timer 0 input 0: Count/capture trigger input to 16-bit timer 0                                                   |  |  |  |
| INT5     |                   | Input  | Interrupt request 5: Programmable to be rising-edge or falling-edge sensitive                                           |  |  |  |
| P81      | 1                 | I/O    | Port 81: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB0IN1   |                   | Input  | 16-bit timer 0 input 1: Count/capture trigger input to 16-bit timer 0                                                   |  |  |  |
| INT6     |                   | Input  | Interrupt request 6: Rising-edge sensitive                                                                              |  |  |  |
| P82      | 1                 | I/O    | Port 82: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB0OUT0  |                   | Output | 16-bit timer 0 output 0: Output from 16-bit timer 0                                                                     |  |  |  |
| P83      | 1                 | I/O    | Port 83: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB0OUT1  |                   | Output | 16-bit timer 0 output 1: Output from 16-bit timer 0                                                                     |  |  |  |
| P84      | 1                 | I/O    | Port 84: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB1IN0   |                   | Input  | 16-bit timer 1 input 0: Count/capture trigger input to 16-bit timer 1                                                   |  |  |  |
| INT7     |                   | Input  | Interrupt request 7: Programmable to be rising-edge or falling-edge sensitive                                           |  |  |  |
| P85      | 1                 | I/O    | Port 85: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB1IN1   |                   | Input  | 16-bit timer 1 input 1: Count/capture trigger input to 16-bit timer 1                                                   |  |  |  |
| INT8     |                   | Input  | Interrupt request 8: Rising-edge sensitive                                                                              |  |  |  |
| P86      | 1                 | I/O    | Port 86: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB1OUT0  |                   | Output | 16-bit timer 1 output 0: Output from 16-bit timer 1                                                                     |  |  |  |
| P87      | 1                 | I/O    | Port 87: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| TB1OUT1  |                   | Output | 16-bit timer 1 output 1: Output from 16-bit timer 1                                                                     |  |  |  |
| P90      | 1                 | I/O    | Port 90: Programmable as input or output                                                                                |  |  |  |
| SCK1     |                   | I/O    | Clock input/output pin when serial bus interface 1 is in SIO mode                                                       |  |  |  |
| P91      | 1                 | I/O    | Port 91: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| SO1      |                   | Output | Data transmit pin when serial bus interface 1 is in SIO mode                                                            |  |  |  |
| SDA1     |                   | I/O    | Data transmit/receive pin when serial bus interface 1 is in I <sup>2</sup> C mode;                                      |  |  |  |
|          |                   |        | programmable as an open-drain output                                                                                    |  |  |  |
| P92      | 1                 | I/O    | Port 92: Programmable as input or output (with internal pull-up resistor)                                               |  |  |  |
| SI1      |                   | Input  | Data receive pin when serial bus interface 1 is in SIO mode                                                             |  |  |  |
| SCL1     |                   | I/O    | Clock input/output pin when serial bus interface 1 is in I <sup>2</sup> C mode;<br>programmable as an open-drain output |  |  |  |
| P93      | 1                 | I/O    | Port 93: Programmable as input or output                                                                                |  |  |  |
| TXD      |                   | Output | Serial transmit data: Programmable as an open-drain output                                                              |  |  |  |

|--|

| Pin Name     | Number<br>of Pins | I/O      | Functions                                                                                                            |  |  |  |
|--------------|-------------------|----------|----------------------------------------------------------------------------------------------------------------------|--|--|--|
| P94          | 1                 | I/O      | Port 94: Programmable as input or output                                                                             |  |  |  |
| RXD          | P                 | Input    | Serial receive data                                                                                                  |  |  |  |
| P95          | 1                 | I/O      | Port 95: Programmable as input or output                                                                             |  |  |  |
| SCLK         |                   | I/O      | Serial clock input/output                                                                                            |  |  |  |
| CTS          |                   | Input    | Serial clear-to-send                                                                                                 |  |  |  |
| P96          | 1                 | I/O      | Port 96: Programmable as input or output                                                                             |  |  |  |
| PA0 to PA3   | 4                 | I/O      | Ports A0 to A3: Individually programmable as input or output (with internal pull-up resistor)                        |  |  |  |
| INT1 to INT4 |                   | Input    | Interrupt request 1 to 4: Individually programmable to be rising-edge or falling-edge sensitive                      |  |  |  |
| PA4 to PA7   | 4                 | I/O      | Ports A4 to A7: Individually programmable as input or output (with internal pull-up resistor)                        |  |  |  |
| WAKE         | 1                 | Output   | STOP mode monitor output                                                                                             |  |  |  |
|              |                   |          | This pin drives low when the CPU is operating; the pin is in high-impedance state during reset or in STOP mode.      |  |  |  |
| ALE          | 1                 | Output   | Address latch enable (This pin can be disabled in order to reduce noise.)                                            |  |  |  |
| NMI          | 1                 | Input    | Nonmaskable interrupt request: Causes an NMI interrupt on the falling edge; programmable to be rising-edge sensitive |  |  |  |
| AM0 to AM1   | 2                 | Input    | Both AM0 and AM1 should be held at logic 1.                                                                          |  |  |  |
| EMU0         | 1                 | Output   | Test pin. This pin should be left open.                                                                              |  |  |  |
| EMU1         | 1                 | Output   | Test pin. This pin should be left open.                                                                              |  |  |  |
| RESET        | 1                 | Input    | Reset (with internal pull-up resistor): Initializes the whole TMP91CW28.                                             |  |  |  |
| VREFH        | 1                 | Input    | Input pin for high reference voltage for the AD converter                                                            |  |  |  |
| VREFL        | 1                 | Input    | Input pin for low reference voltage for the AD converter                                                             |  |  |  |
| AVCC         | 1                 | <u> </u> | Power supply pin for the AD converter                                                                                |  |  |  |
| AVSS         | 1                 |          | Ground pin for the AD converter                                                                                      |  |  |  |
| X1/X2        | 2                 | I/O      | Connection pins for a crystal oscillator                                                                             |  |  |  |
| DVCC         | 3                 |          | Power supply pins. The DVCC pins should be connected to power supply.                                                |  |  |  |
| DVSS         | 3                 | 1        | Ground pins. The DVSS pins should be connected to around.                                                            |  |  |  |

Table 2.2.4 Pin Names and Functions (4/4)

Note: All pins that have built-in pull-up resistors (other than the RESET pin) can be disconnected from the built-in pull-up resistor by software.

# 3. Operation

This section describes the functions and basic operation of each block constituting the TMP91CW28.

See also section 7, "Points of Note and Restrictions" for an explanation of precautions and restrictions for individual blocks.

# 3.1 CPU

The TMP91CW28 contains a high-performance 16-bit CPU called the 900/L1. For a detailed description of the CPU, refer to "TLCS-900/L1 CPU" in the preceding chapter.

Functions unique to the TMP91CW28, which are not covered in "TLCS-900/L1 CPU", are described below.

# 3.1.1 Reset Operation

When resetting the TMP91CW28 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then set the  $\overline{\text{RESET}}$  input to low level at least for 10 system clocks (32 µs at 10 MHz).

Thus, when turn on the switch, be set to the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the  $\overline{\text{RESET}}$  input to low level at least for 10 system clocks.

Clock gear is initialized 1/16 mode by reset operation. It means that the system clock mode fsys is set to fc/32 (= fc/16  $\times$  1/2).

The CPU performs the following operations as a result of a reset:

- Set the program counter (PC) according to the reset vectors stored at addresses FFFF00H to FFFF02H
   PC [7:0] ← Value at FFFF00H
   PC [15:8] ← Value at FFFF01H
   PC [23:16] ← Value at FFFF02H
- Set the stack pointer (XSP) to 100H.
- Set the IFF2 to IFF0 bits of the status register (SR) to 111 (Setting the interrupt level mask register to level 7).
- Set the MAX bit of the status register (SR) to 1 (Selecting maximum mode).
- Clear the RFP2 to RFP0 bits of the status register (SR) to 000 (Selecting register bank0).

After a reset, the CPU starts executing instructions according to the set PC. CPU internal registers other than the above are not modified.

The on-chip I/O peripherals, ports and other pins are initialized as follows upon a reset.

- All on-chip I/O peripheral registers are initialized.
- All port pins, including those multiplexed with on-chip peripheral functions, are configured as either general-purpose inputs or general-purpose outputs.
- The ALE pin is placed in high-impedance state.

Note: A reset operation does not affect the contents of the on-chip RAM or the CPU registers other than PC, SR and XSP.

Figure 3.1.1 shows TMP91CW28 reset timings.



# 3.2 Memory Map

Figure 3.2.1 shows memory assignment for the TMP91CW28.



Figure 3.2.1 Memory Map

# 3.3 Standby Control and Noise Reduction

The TMP91CW28 incorporates clock gear, standby control and noise reduction circuits to minimize power consumption as well as noise.

The TMP91CW28 only supports single-clock mode, in which it operates off of the clock supplied from the X1 and X2 pins.

Figure 3.3.1 shows state transitions in single-clock mode.

|                                                                                           | Reset<br>(f <sub>OSCH</sub> /32)       |                                                                     |
|-------------------------------------------------------------------------------------------|----------------------------------------|---------------------------------------------------------------------|
| IDLE2 mode<br>(Peripherals active)<br>Interrupt<br>IDLE1 mode (Only<br>oscillator active) | Rese<br>NORMAL mod<br>(fOSCH/gear valu | et released<br>e Instruction<br>ue/2) Interrupt (Whole chip halted) |

State transitions in single-clock mode

Figure 3.3.1 State Transitions in Single-clock Mode

| fosch:             | Clock frequency supplied via the X1 and X2 pins             |
|--------------------|-------------------------------------------------------------|
| f <sub>FPH</sub> : | Clock frequency selected by the GEAR[2:0] bit in the SYSCR1 |
| f <sub>SYS</sub> : | System clock frequency, created by dividing fFPH by two     |
| 1 state:           | One period of f <sub>SYS</sub>                              |
|                    |                                                             |

# 3.3.1 Clock Source Block Diagram



Figure 3.3.2 Clock and Standby Block Diagram

# 3.3.2 SFR Descriptions

|         |             | 7          | 6                  | 5                         | 4                                    | 3                  | 2                            | 1                        | 0           |  |
|---------|-------------|------------|--------------------|---------------------------|--------------------------------------|--------------------|------------------------------|--------------------------|-------------|--|
| SYSCR0  | Bit symbol  | _          | _                  | _                         |                                      |                    | _                            | PRCK1                    | PRCK0       |  |
| (00E0H) | Read/Write  |            |                    | W                         |                                      |                    |                              | R/W                      |             |  |
|         | Reset value | 1          | 0                  | 1                         | 0                                    | 0                  | 0                            | 0                        | 0           |  |
|         | Function    | Must be    | Must be            | Must be                   | Must be                              | Must be            | Must be                      | Prescaler cl             | ock select  |  |
|         |             | written as | written as         | written as                | written as                           | written as         | written as                   | 00: f <sub>FPH</sub>     |             |  |
|         |             | ~1~.       | ··O <sup>·</sup> . | <sup>-1</sup> .           | "0".                                 | "0".               | "U".                         | 01: Reserve              | ed          |  |
|         |             |            | l I                |                           |                                      |                    |                              | 10: fc/16                |             |  |
|         | L           |            |                    |                           |                                      | '                  | <u> </u>                     | 11: Reserve              | ed          |  |
| SYSCR1  | Bit symbol  |            |                    |                           |                                      |                    | GEAR2                        | GEAR1                    | GEAR0       |  |
| (00E1H) | Read/Write  |            |                    |                           |                                      | W                  |                              | R/W                      |             |  |
|         | Reset value |            |                    |                           |                                      | 0                  | 1                            | 0                        | 0           |  |
|         | Function    |            | l l                |                           |                                      | Must be            | High-speed clock gear select |                          |             |  |
|         |             |            | l                  |                           |                                      | written as<br>"0". | 000: High-speed clock        |                          |             |  |
|         |             |            | l                  |                           |                                      |                    | 001: High-s                  | 001: High-speed clock /2 |             |  |
|         |             |            | l                  |                           |                                      |                    | 010: High-speed clock /4     |                          |             |  |
|         |             |            | l                  |                           |                                      |                    | 011: High-speed clock /8     |                          |             |  |
|         |             |            | l                  |                           |                                      |                    | 100: High-speed clock /16    |                          |             |  |
|         |             |            | l                  |                           |                                      |                    | 101: Reser                   | ved                      |             |  |
|         |             |            | l                  |                           |                                      |                    | 110: Reserv                  | ved                      |             |  |
|         |             |            | ļ                  | ļ                         | ļ                                    | ļ                  | 111: Reser                   | ved                      | ŀ           |  |
| SYSCR2  | Bit symbol  |            | SCOSEL             | WUPTM1                    | WUPTM0                               | HALTM1             | HALTM0                       |                          | DRVE        |  |
| (00E2H) | Read/Write  |            | R/W                | R/W                       | R/W                                  | R/W                | R/W                          |                          | R/W         |  |
|         | Reset value |            | 0                  | 1                         | 0                                    | 1                  | 1                            |                          | 0           |  |
|         | Function    |            | SCOUT              | Oscillator wa             | arm-up time                          | HALT mode          | e select                     |                          | 1: Pins are |  |
|         |             |            | output             | 00: Reserv                | ed                                   | 00: Reserv         | 00: Reserved                 |                          | driven in   |  |
|         |             |            | 0: Low             | 01: 2 <sup>8</sup> /input | : frequency                          | 01: STOP r         | node                         |                          | mode        |  |
|         |             |            |                    | 10: 2 <sup>14</sup> /inpu | it frequency                         | 10: IDLE1 r        | mode                         |                          | mode.       |  |
|         |             | 1          | 1: TFPH            | 11: 2 <sup>16</sup> /inpι | 11: 2 <sup>16</sup> /input frequency |                    | 11: IDLE2 mode               |                          |             |  |

Note 1: Bits7 to 2 of the SYSCR0, bits7 to 4 of the SYSCR1 and bits7 and 1 of the SYSCR2 are read as undefined. Note 2: When the on-chip SBI is used, the prescaler select register, SYSCR0.PRCK[1:0], must be set to 00 (f<sub>FPH</sub>).

Figure 3.3.3 Clock-related SFRs

|         |             | 7                                                                            | 6                   | 5                   | 4                      | 3                           | 2                                     | 1                      | 0                   |  |
|---------|-------------|------------------------------------------------------------------------------|---------------------|---------------------|------------------------|-----------------------------|---------------------------------------|------------------------|---------------------|--|
| EMCCR0  | Bit symbol  | PROTECT                                                                      | -                   | -                   | -                      | ALEEN                       | EXTIN                                 | -                      | -                   |  |
| (00E3H) | Read/Write  | R                                                                            | R/W                 | R/W                 | R/W                    | R/W                         | R/W                                   | R/W                    | R/W                 |  |
|         | Reset value | 0                                                                            | 0                   | 1                   | 0                      | 0                           | 0                                     | 1                      | 1                   |  |
|         | Function    | Protection<br>flag<br>0: Disabled<br>1: Enabled                              | Must be set to "0". | Must be set to "1". | Must be<br>set to "0". | 1: ALE<br>output<br>enabled | 1: External<br>clock<br>used as<br>fc | Must be<br>set to "1". | Must be set to "1". |  |
| EMCCR1  | Bit symbol  |                                                                              |                     |                     | =                      | _                           |                                       |                        |                     |  |
| (00E4H) | Read/Write  |                                                                              |                     |                     | V                      | V                           |                                       |                        |                     |  |
|         | Reset value | _                                                                            |                     |                     |                        |                             |                                       |                        |                     |  |
|         | Function    | On writes:<br>1FH: Protection disabled<br>Other than 1FH: Protection enabled |                     |                     |                        |                             |                                       |                        |                     |  |

Figure 3.3.4 Noise-related SFRs

#### 3.3.3 System Clock Control Section

The system clock control section generates system clock pulses (f<sub>SYS</sub>) that are supplied to the CPU core and on-chip peripherals. It accepts the fc clock pulses, output from the high-speed oscillator, and uses the SYSCR1.GEAR[2:0] bits to gear down the high-speed clock frequency to fc, fc/2, fc/4, fc/8, or fc/16, thus enabling reduction in power consumption.

A system reset initializes the SYSCR1.GEAR[2:0] bits to 100, putting the TMP91CW28 in single-clock mode. The system clock frequency (fsys) is geared down to fc/32 (= fc/16 × 1/2). For example, if a 10 MHz crystal is connected between the X1 and X2 pins, the fsys clock operates at 0.3125 MHz.

(1) Changing the clock gear

The clock gear select register SYSCR1.GEAR[2:0] can be used to set fFPH to fc, fc/2, fc/4, fc/8 or fc/16. Gearing down fFPH results in smaller power consumption.

The following shows an example of changing the clock gear:

Example:

Gearing down the high-speed clock frequency SYSCR1 EQU 00E1H LD (SYSCR1), XXXX0000B ; Changes system clock f<sub>SYS</sub> to fc/2.

X: Don't care

There is one thing to remember when changing the clock gear value.

The clock gear can be changed by the programming of the GEAR[2:0] bits of the SYSCR1, as shown in the above example. It takes a few clock cycles for a gear change to take effect. Therefore, one or more instructions following the instruction that changed the clock gear value may be executed using the old clock gear value. If subsequent instructions need be executed with a new clock gear value, a dummy instruction (one that executes a write cycle, as shown below) should be inserted after the instruction that modifies the clock gear value.

| Example: |     |                                                                      |   |                                   |
|----------|-----|----------------------------------------------------------------------|---|-----------------------------------|
| SYSCR1   | EQU | 00E1H                                                                |   |                                   |
|          | LD  | (SYSCR1), XXXX0001B                                                  | ; | Changes f <sub>SYS</sub> to fc/4. |
|          | LD  | (DUMMY), 00H                                                         | ; | Dummy instruction.                |
|          |     | Instructions that need be<br>executed with a new clock<br>gear value |   |                                   |

(2) Internal clock output

The fFPH internal clock can be driven out from the P64/SCOUT pin.

The P64/SCOUT pin is configured as SCOUT (System clock output) by programming the port 6 registers as follows: P6CR.P64C = 1 and P6FC.P64F = 1. The output clock is selected through the SYSCR2.SCOSEL bit.

Table 3.3.1 shows the pin states in each clocking mode when the P64/SCOUT pin is configured as SCOUT.

| Mode                                |        | HALT Modes                              |                |      |  |  |
|-------------------------------------|--------|-----------------------------------------|----------------|------|--|--|
| SCOUT Select                        | NORMAL | IDLE2                                   | IDLE1          | STOP |  |  |
| SCOSEL = 0                          |        | A low level is                          | is driven out. |      |  |  |
| SCOSEL = 1 The f <sub>FPH</sub> clo |        | k is driven out. Held at either 1 or 0. |                |      |  |  |

Table 3.3.1 SCOUT Output States

#### 3.3.4 Prescaler Clock Control Section

The on-chip peripherals (TMRA01 to TMRA23, TMRB0, TMRB1, SIO, SBI0 and SBI1) have a clock prescaler.

The prescaler clock source ( $\phi$ T,  $\phi$ T0) can be selected from either f<sub>FPH</sub> or fc/16 through the PRCK[1:0] bits of the SYSCR0. The selected clock frequency (f<sub>FPH</sub> or fc/16) is divided by two or four before being supplied to the prescaler.

When the on-chip SBI is used, PRCK[1:0] must be cleared to 00.

#### 3.3.5 Noise Cancellers

The TMP91CW28 incorporates circuits providing the following features in order to reduce electromagnetic interference (EMI) and improve electromagnetic susceptibility (EMS):

- (1) Canceling double-drive operation of the high-speed oscillator
- (2) Disabling output from the ALE pin
- (3) Preventing software or system lockups

These features can be selected using the EMCCR0 and EMCCR1 registers.

(1) Canceling double-drive operation of the high-speed oscillator

Purpose:

To prevent malfunction due to noise coming through the X2 pin that is open when an external oscillator is used, with double-drive operation not required.

Block diagram:



Description:

Setting the EXTIN bit of the EMCCR0 to 1 causes the high-speed oscillator to stop oscillation and operate as a buffer, with the X2 pin driven high.

A system reset initializes the EXTIN bit to 0.

Note: Do not write EMCCR0<EXTIN> = "1" when using external resonator.

(2) Disabling output from the ALE pin

#### Purpose:

To prevent unwanted clock noise from being driven out when no external area is accessed.

Block diagram:

Description:

Clearing the ALEEN bit of the EMCCR0 to 0 disables the output buffer of the ALE pin, placing the pin into high-impedance state.

A system reset initializes the ALEEN bit to 0.

When accessing an external area, set ALEEN to 1 before attempting to access the area.

(3) Preventing software or system lockups using a protection register

Purpose:

To prevent software or system lockups that may occur due to incoming noise.

Applying protection causes specified SFRs to be write-protected, thus preventing the system recovery routine from becoming unfetchable, for example, if the system clock stops or a memory control register (CS/WAIT controller) is modified.

Applicable SFRs

- CS/WAIT controller

   BOCS, B1CS, B2CS, B3CS, BEXCS,
   MSAR0, MSAR1, MSAR2, MSAR3,
   MAMR0, MAMR1, MAMR2, MAMR3

   Clock gear (Only EMCCR1 can be written.)
  - SYSCR0, SYSCR1, SYSCR2, EMCCR0

Block diagram:



Description:

Writing any code other than 1FH to the EMCCR1 register enables protection, thus preventing specified SFRs from being written.

Writing 1FH to the EMCCR1 register cancels protection. The state of protection can be determined by reading the PROTECT bit of the EMCCR0.

A system reset cancels protection.

### 3.3.6 Standby Control Section

#### (1) HALT mode

Executing the HALT instruction causes the TMP91CW28 to enter one of the HALT modes – IDLE2, IDLE1 or STOP – as specified by the SYSCR2.HALTM[1:0] bits.

The characteristics of the IDLE2, IDLE1 and STOP modes are as follows.

a. IDLE2: The CPU stops.

On-chip peripherals can be selectively enabled and disabled through use of a register bit in an SFR, as shown in Table 3.3.2.

| Peripheral | SFR            |
|------------|----------------|
| TMRA01     | TA01RUN.I2TA01 |
| TMRA23     | TA23RUN.I2TA23 |
| TMRB0      | TB0RUN.I2TB0   |
| TMRB1      | TB1RUN.I2TB1   |
| SIO        | SC0MOD1.I2S0   |
| SBI0       | SBI0BR0.I2SBI0 |
| SBI1       | SBI1BR0.I2SBI1 |
| ADC        | ADMOD1.I2AD    |
| WDT        | WDMOD.I2WDT    |

| Table 3.3.2 | IDI E2 Mode | Register Settings |
|-------------|-------------|-------------------|
|             |             |                   |

- b. IDLE1: Only the on-chip oscillator is operational.
- c. STOP: The whole TMP91CW28 stops.

Table 3.3.3 shows the operation of each circuit block in HALT modes.

|      | HALT Mode            | IDLE2                                                                             | IDLE1 | STOP |  |  |  |
|------|----------------------|-----------------------------------------------------------------------------------|-------|------|--|--|--|
|      | SYSCR2.HALTM[1:0]    | 11                                                                                | 10    | 01   |  |  |  |
|      | CPU                  |                                                                                   | OFF   |      |  |  |  |
| ъ    | I/O ports            | Holding the states when the HALT instruction was<br>executedSee Table 3to Table 3 |       |      |  |  |  |
| old  | TMRA, TMRB           |                                                                                   |       |      |  |  |  |
| cuit | SIO, SBI             | Selectable programmatically on                                                    | OFF   |      |  |  |  |
| Ci   | ADC                  | a block-by-block basis                                                            |       |      |  |  |  |
|      | WDT                  |                                                                                   |       |      |  |  |  |
|      | Interrupt controller | ON                                                                                | -     |      |  |  |  |

Table 3.3.3 TMP91CW28 Circuit Blocks in HALT Modes

### (2) Wakeup signaling

There are two ways to exit a HALT mode: An interrupt request or reset signal. Availability of wakeup signaling depends on the settings of the interrupt mask level bits, IFF[2:0], of the CPU status register (SR) and the current HALT mode (See Table 3.3.4).

• Wakeup via interrupt signaling

The operation upon return from a HALT mode varies, depending on the interrupt priority level programmed before executing the HALT instruction. If the interrupt priority level is greater than or equal to the processor's interrupt mask level, execution resumes with the interrupt service routine. Upon completion of the interrupt service routine, program execution resumes with the instruction immediately following the HALT instruction. If the interrupt priority level is less than the processor's interrupt mask level, the HALT mode is not terminated. (Nonmaskable interrupts are always serviced upon return from a HALT mode, regardless of the current interrupt mask level.)

Only interrupts INT0 to INT4 can, however, terminate a HALT mode even if the interrupt priority level is less than the processor's interrupt mask level. In that case, program execution resumes with the instruction immediately following the HALT instruction, without executing the interrupt service routine. The interrupt request flag remains set.

• Wakeup via reset signaling

Reset signaling always brings the TMP91CW28 out of any HALT mode. A wakeup from STOP mode must allow sufficient time for the oscillator to restart and stabilize (See Table 3.3.5).

A reset does not affect the contents of the on-chip RAM, but initializes everything else, whereas an interrupt preserves all internal states that were in effect before the HALT mode was entered.

| Interrupt Masking |      |                                 | Unmasked<br>(Request_level ≥                               | Interrup<br>mask_lev | t<br>vel) | Masked Interrupt<br>(Request_level < mask_level) |      |            |  |  |
|-------------------|------|---------------------------------|------------------------------------------------------------|----------------------|-----------|--------------------------------------------------|------|------------|--|--|
|                   |      | HALT Mode                       | Mode Programmable IDLE2 IDLE1 STOP Programmable IDLE2 IDLE |                      |           | IDLE1                                            | STOP |            |  |  |
|                   |      | NMI                             | •                                                          | •                    | *1        | -                                                | -    | -          |  |  |
|                   |      | INTWDT                          | <b>♦</b>                                                   | ×                    | ×         | -                                                | -    | -          |  |  |
| ces               |      | INT0 to 4 (Note 1)              | •                                                          | •                    | *1        | 0                                                | 0    | ° <b>1</b> |  |  |
| sour              | S    | INT5 to INT8                    | <ul> <li>♦ (Note 2)</li> </ul>                             | ×                    | ×         | ×                                                | ×    | ×          |  |  |
| s Gu              | rupt | INTTA0 to INTTA3                | •                                                          | ×                    | ×         | ×                                                | ×    | ×          |  |  |
| jnali             | nter | INTTB00 to 01, 10, 11, OF0, OF1 | <b>♦</b>                                                   | ×                    | ×         | ×                                                | ×    | ×          |  |  |
| o siç             | _    | INTRX, INTTX                    | <b>♦</b>                                                   | ×                    | ×         | ×                                                | ×    | ×          |  |  |
| keul              |      | INTSBI0 to 1                    | •                                                          | ×                    | ×         | ×                                                | ×    | ×          |  |  |
| Wa                |      | INTAD                           | <b>♦</b>                                                   | ×                    | ×         | ×                                                | ×    | ×          |  |  |
|                   |      | INTBCD                          | <b>♦</b>                                                   | ×                    | ×         | ×                                                | ×    | ×          |  |  |
|                   |      | RESET                           | Initializes the whole TMP91CW28                            |                      |           |                                                  |      |            |  |  |

Table 3.3.4 Wakeup Signaling Sources and Wakeup Operations

- •: Execution resumes with the interrupt service routine. (RESET initializes the whole TMP91CW28.)
- •: Execution resumes with the instruction immediately following the HALT instruction. The interrupt is left pending.
- ×: Cannot be used to exit a HALT mode.
- -: These combinations are not possible because nonmaskable interrupts are assigned a highest priority level (7).
- \*1: The TMP91CW28 exits the HALT mode after the warm-up period timer expires.
- Note 1: If the interrupt request level is greater than the mask level, an INT0 interrupt signal which is programmed as level-sensitive must be held high until interrupt processing begins. Otherwise, the interrupt will not be serviced successfully.
- Note 2: When external INT5 to INT8 interrupts are used in programmable IDLE2 mode, 16-bit timer run register bits TB0RUN.I2TB0 and TB1RUN.I2TB1 must be set to 1.

Example of exiting a HALT mode:

When using an edge-sensitive INT0 interrupt to exit IDLE1 mode



- (3) Operation in HALT modes
  - a. IDLE2 mode

In IDLE2 mode, the CPU stops executing instructions and only the on-chip peripherals enabled with the IDLE2 setting bits in respective SFRs are operational.

Figure 3.3.5 shows example timings for exiting IDLE2 mode with an interrupt.





b. IDLE1 mode

In IDLE1 mode, the system clock stops while only the on-chip oscillator is active. Interrupt requests are sampled asynchronously with the system clock in a halt state but the HALT mode is exited in synchronization with the system clock.

Figure 3.3.6 shows example timings for exiting IDLE1 mode with an interrupt.



Figure 3.3.6 Example Timings for Exiting a HALT Mode with an Interrupt (in IDLE1 mode)

c. STOP mode

In STOP mode, the whole TMP91CW28 stops, including the on-chip oscillator. Pin states in STOP mode depend on the setting of the SYSCR2.DRVE bit, as shown in Table 3.3.6 to Table 3.3.9.

Upon detection of wakeup signaling, the warm-up period timer should be activated to allow sufficient time for the oscillator to restart and stabilize before exiting STOP mode. After that, the system clock output can restart. The warm-up period is chosen through the SYSCR2.WUPTM[1:0] bits, as shown in Table 3.3.5.

Figure 3.3.7 shows example timings for exiting STOP mode with an interrupt.



Figure 3.3.7 Example Timings for Exiting a HALT Mode with an Interrupt (in STOP mode)

|                      | SYSCR2.WUPTM[1:0]     |                       |
|----------------------|-----------------------|-----------------------|
| 01 (2 <sup>8</sup> ) | 10 (2 <sup>14</sup> ) | 11 (2 <sup>16</sup> ) |
| 25.6 μs              | 1.6384 ms             | 6.5536 ms             |

Table 3.3.5 Example Warm-up Period Settings (when exiting STOP mode) at foscu = 10 MHz

|                    |                | Input Buffer State |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
|--------------------|----------------|--------------------|------------------------------------|-------------------------------|------------------------------------|-------------------------------|-------------------------------------------------------------------------------------|-------------------------------|---------------------------------------|-------------------------------|--|
|                    |                |                    | When th                            | e CPU is                      | In HAL                             | T Mode                        |                                                                                     | In HALT Mo                    | ode (STOP)                            | )                             |  |
| Dent Namo          | Input Function |                    | Oper                               | rating                        | (IDLE2                             | /IDLE1)                       | <drv< td=""><td>E&gt; = 1</td><td><drv< td=""><td>E&gt; = 0</td></drv<></td></drv<> | E> = 1                        | <drv< td=""><td>E&gt; = 0</td></drv<> | E> = 0                        |  |
| Port Name          | Name           | During<br>Reset    | When<br>Used as<br>Function<br>Pin | When<br>Used as<br>Input Port | When<br>Used as<br>Function<br>Pin | When<br>Used as<br>Input Port | When<br>Used as<br>Function<br>Pin                                                  | When<br>Used as<br>Input Port | When<br>Used as<br>Function<br>Pin    | When<br>Used as<br>Input Port |  |
| P00 to P07         | AD0 to AD7     | <b></b>            |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P10 to P17         | AD8 to AD15    | l                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
|                    | A8 to A15      | OFF                | ON                                 | ON (*3)                       | OFF                                |                               | OFF                                                                                 |                               | OFF                                   |                               |  |
| P20 to P27         | A0 to A7       |                    |                                    |                               |                                    | OFF                           |                                                                                     | OFF                           |                                       |                               |  |
| 1201012.           | A16 to A23     | 1                  |                                    | -                             |                                    |                               |                                                                                     | _                             |                                       | P                             |  |
| P32 (*1)           | -              | <b></b>            |                                    |                               |                                    |                               |                                                                                     |                               | _                                     |                               |  |
| P33 (*1)           | WAIT           | l                  | ON                                 |                               | OFF                                |                               | OFF                                                                                 |                               | OFF                                   | OFF                           |  |
| P34 (*1)           | BUSRQ          | l                  |                                    | <br>                          | ON                                 | 4                             | ON                                                                                  | 4                             |                                       | <br>                          |  |
| P35 (*1)           | I              | l                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P36 (*1)           |                | ON                 |                                    | ON                            |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P37 (*1)           |                | l                  | -                                  |                               | -                                  |                               | -                                                                                   |                               | -                                     |                               |  |
| P40 to P43<br>(*1) | -              |                    |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P50 (*2)           | AN0            | <b> </b>           | 1                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| 、 ,                | KWI0 OFF       | 4                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P51 (*2)           | AN1            | ON                 | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
|                    | KWI1           | OFF                | -                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P52 (*2)           | AN2            | ON                 |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
|                    | KWI2           | OFF                |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| DE0 (#0)           | AN3            | ON                 | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P53 (*2)           | ADTRG          | OFF                | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       | 21                            |  |
| l                  | KWI3           | OFF                | 4                                  | ON (*3)                       |                                    |                               |                                                                                     |                               | ON                                    | ON                            |  |
| P54 (*2)           | AN4            | ON                 | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| l                  | KWI4           | OFF                | ON                                 |                               | ON                                 | ON                            | ON                                                                                  | ON                            |                                       |                               |  |
| P55 (*2)           | AN5            | ON                 | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| <b> </b>           | KWI5           |                    | 4                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P56 (*2)           | AND            |                    | -                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| <b> </b>           | KVV10          |                    | -                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P57 (*2)           |                |                    | -                                  |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| DEO                | KWIII<br>SCKO  | UFF                | -                                  | <sup> </sup>                  | •                                  |                               |                                                                                     |                               |                                       |                               |  |
| P61 (*1)           | SUILO<br>SUILO | l                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| FUL(T)             | SIN            | 1                  |                                    |                               |                                    |                               |                                                                                     |                               | OFF                                   | OFF                           |  |
| P62 (*1)           | SCL0           | l                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P63                | INTO           | l                  |                                    |                               |                                    |                               |                                                                                     |                               | ON                                    | ON                            |  |
| P64                | _              | ON                 |                                    | ON                            |                                    | 1                             |                                                                                     | 1                             |                                       |                               |  |
| P65                |                | l                  | _                                  |                               | _                                  |                               | _                                                                                   |                               | _                                     |                               |  |
| P66                | <u>├</u>       | l                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |
| P70 (*1)           | TA0IN          | l                  | ON                                 | -                             | ON                                 | -                             | ON                                                                                  | -                             | OFF                                   | OFF                           |  |
| P71 to P75         | -              |                    |                                    |                               |                                    |                               | _                                                                                   |                               | _                                     | 1                             |  |
| (*1)               | /              | 1                  |                                    |                               |                                    |                               |                                                                                     |                               |                                       |                               |  |

| Table 3.3.6 | Input Buffer State Table | (1/2) |  |
|-------------|--------------------------|-------|--|
|-------------|--------------------------|-------|--|

ON: The buffer is always turned on. A current flows the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

- -: Not applicable.
- \*1: Port having a pull-up/pull-down resistor.
- \*2: AIN input does not cause a current to flow through the buffer.
- \*3: The buffer is turned on if read port.

|            |                | Input Buffer State |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
|------------|----------------|--------------------|------------------------------------|-------------------------------|------------------------------------|-------------------------------|------------------------------------|-------------------------------|------------------------------------|-------------------------------|--|
|            |                |                    | When th                            | e CPU is                      | In HAL                             | T Mode                        | In HALT Mode (STOP)                |                               |                                    |                               |  |
| Dort Nama  | Input Function |                    | Operating                          |                               | (IDLE2/IDLE1)                      |                               | <drve> = 1</drve>                  |                               | <drve> = 0</drve>                  |                               |  |
| Port Name  | Name           | During<br>Reset    | When<br>Used as<br>Function<br>Pin | When<br>Used as<br>Input Port |  |
| D90 (*1)   | TB0IN0         |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| F00 (*1)   | INT5           |                    | ON                                 |                               | ON                                 |                               | ON                                 |                               | OFF                                |                               |  |
| D91 (*1)   | TB0IN1         |                    |                                    |                               | ON                                 |                               |                                    |                               | 011                                |                               |  |
| FOT (* 1)  | INT6           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P82 (*1)   | —              |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P83 (*1)   | -              |                    | _                                  |                               | -                                  |                               | _                                  |                               | -                                  |                               |  |
| D8/ (*1)   | TB1IN0         |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| 1 04 (*1)  | INT7           |                    | ON                                 |                               | ON                                 |                               | ON                                 |                               | OFF                                |                               |  |
| P85 (*1)   | TB1IN1         |                    |                                    |                               | ON                                 |                               |                                    |                               | OFF                                |                               |  |
| 1.02 (*1)  | INT8           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P86 (*1)   | -              | ON                 | ON _                               | ON                            | _                                  | ON                            | _                                  | ON                            | _                                  | OFF                           |  |
| P87 (*1)   | -              |                    |                                    | _                             |                                    |                               |                                    |                               |                                    |                               |  |
| P90        | SCK1           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P91 (*1)   | SDA1           |                    | ON                                 |                               | ON                                 |                               | ON                                 |                               | OFF                                |                               |  |
| P92 (*1)   | SI1            |                    | ÖN                                 |                               |                                    |                               | _                                  |                               | -                                  |                               |  |
| 1 02 (1)   | SCL1           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P93        | -              |                    | -                                  |                               | -                                  |                               | _                                  |                               | -                                  |                               |  |
| P94        | RXD1           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| P95        | SCLK1          |                    | ON                                 |                               | ON                                 |                               | ON                                 |                               | OFF                                |                               |  |
|            | CTS1           |                    |                                    |                               |                                    |                               |                                    |                               |                                    | -                             |  |
| P96        | -              |                    | -                                  |                               | -                                  |                               | -                                  |                               | -                                  |                               |  |
| PA0 (*1)   | INT1           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| PA1 (*1)   | INT2           |                    | ON                                 |                               | ON                                 |                               | ON                                 |                               | ON                                 |                               |  |
| PA2 (*1)   | INT3           |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| PA3 (*1)   | INT4           | OFF                |                                    | ON (*3)                       |                                    | OFF                           |                                    | OFF                           |                                    |                               |  |
| PA4 (*1)   | -              |                    |                                    | . ,                           |                                    |                               |                                    |                               |                                    |                               |  |
| PA5 (*1)   | -              |                    | -                                  |                               | -                                  |                               | -                                  |                               | -                                  |                               |  |
| PA6 (*1)   | -              |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| PA7 (*1)   | -              |                    |                                    |                               |                                    |                               |                                    |                               |                                    |                               |  |
| NMI (*1)   | -              |                    |                                    |                               |                                    |                               |                                    | <b></b>                       |                                    |                               |  |
| RESET (*1) | -              | ON                 | ON ON                              | ON                            | ON                                 | ON                            | ON                                 | ON                            | ON                                 | ON                            |  |
| AM0, AM1   | -              |                    |                                    |                               |                                    |                               | <b>.</b>                           |                               |                                    |                               |  |
| X1         | -              |                    |                                    |                               |                                    |                               | OFF                                | OFF                           | OFF                                | OFF                           |  |

| Table 337   | Innut Ruf | fer State | Table | (2/2) |  |
|-------------|-----------|-----------|-------|-------|--|
| Iable 3.3.7 | ութսւ Եսո |           | Table | (     |  |

ON: The buffer is always turned on. A current flows the input buffer if the input pin is not driven.

OFF: The buffer is always turned off.

-: Not applicable.

\*1: Port having a pull-up/pull-down resistor.

\*2: AIN input does not cause a current to flow through the buffer.

\*3: The buffer is turned on if read port.

|              |             | Output Buffer State |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
|--------------|-------------|---------------------|------------------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|
| 1            |             |                     | When the CPU is<br>Operating |                                    | In HAL                            | T Mode                             |                                   | In HALT Mo                         | de (STOP)                         |                                    |                                   |
| Dort Nam-    | Output      |                     |                              |                                    | (IDLE2/IDLE1)                     |                                    | <drve> = 1</drve>                 |                                    | $\langle DRVE \rangle = 0$        |                                    |                                   |
| Port Name    | Name        | Name                | During<br>Reset              | When<br>Used as<br>Function<br>Pin | When<br>Used as<br>Output<br>Port |
| P00 to P07   | AD0 to AD7  |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P10 to P17   | AD8 to AD15 |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| 1 10 101 17  | A8 to A15   |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P20 to P27   | A0 to A7    |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| 1 20 10 1 27 | A16 to A21  |                     | on                           |                                    | ÖN                                |                                    | on                                |                                    | 011                               |                                    |                                   |
| P30          | RD          |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P31          | WR          |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P32 (*1)     | HWR         |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P33 (*1)     | -           |                     | _                            |                                    | _                                 |                                    | _                                 |                                    | _                                 |                                    |                                   |
| P34 (*1)     | -           |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P35 (*1)     | BUSAK       |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| P36 (*1)     | R/W         |                     |                              | -                                  |                                   | _                                  |                                   | -                                  |                                   |                                    |                                   |
| P37 (*1)     | _           |                     | _                            |                                    | -                                 |                                    | _                                 |                                    | -                                 |                                    |                                   |
|              | CS0         |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P40 to P43   | CS1         |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| (*1)         | CS2         |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
|              | CS3         |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| P60          | SCK0        |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P61          | SDA0        | 055                 |                              | 0.1                                |                                   | 011                                |                                   | 011                                |                                   | 055                                |                                   |
|              | SO0         | OFF                 |                              | ON                                 |                                   | ON                                 |                                   | ON                                 |                                   | OFF                                |                                   |
| P62          | SCL0        |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P63          | -           |                     | -                            |                                    | -                                 |                                    | -                                 |                                    | -                                 |                                    |                                   |
| P64          | SCOUT       |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| P65          | _           |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P66          | _           |                     | _                            |                                    | -                                 |                                    | _                                 |                                    | _                                 |                                    |                                   |
| P70 (*1)     |             |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P71(*1)      |             |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| P72 (*1)     | 143001      |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| D74(*1)      |             |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P75(*1)      |             |                     | _                            |                                    | _                                 |                                    | _                                 |                                    | _                                 |                                    |                                   |
| P80 (*1)     |             |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P81 (*1)     | _           |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P82 (*1)     | TBOOUTO     |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P83 (*1)     | TB00UT1     |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |
| P84 (*1)     | _           |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P85 (*1)     | _           |                     | -                            |                                    | -                                 |                                    | -                                 |                                    | -                                 |                                    |                                   |
| P86 (*1)     | TB1OUT0     |                     |                              |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |
| P87 (*1)     | TB1OUT1     |                     | ON                           |                                    | ON                                |                                    | ON                                |                                    | OFF                               |                                    |                                   |

Table 3.3.8 Output Buffer State Table (1/2)

ON: The buffer is always turned on.

OFF: The buffer is always turned off.

-: Not applicable.

\*1: Port having a pull-up/pull-down resistor.

\*2: AIN input does not cause a current to flow through the buffer.

|                    |        | Output Buffer State |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |  |
|--------------------|--------|---------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|------------------------------------|-----------------------------------|--|
|                    |        |                     | When the CPU is                    |                                   | In HAL                             | In HALT Mode                      |                                    | In HALT Mode (STOP)               |                                    |                                   |  |
| Dort Nama          | Output |                     | Oper                               | ating                             | (IDLE2/IDLE1)                      |                                   | <drve> = 1</drve>                  |                                   | <drve> = 0</drve>                  |                                   |  |
| FUILMAINE          | Name   | Reset               | When<br>Used as<br>Function<br>Pin | When<br>Used as<br>Output<br>Port |  |
| P90                | SCK1   |                     |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |  |
| PQ1 (*1)           | SDA1   |                     |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |  |
| 1 31 (*1)          | SO1    |                     | ON                                 |                                   | ON                                 |                                   | ON                                 |                                   | OFF                                |                                   |  |
| P92 (*1)           | SCLK1  |                     |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |  |
| P93                | TXD1   |                     |                                    |                                   |                                    |                                   |                                    |                                   |                                    | OFF                               |  |
| P94                | _      |                     | -                                  |                                   | -                                  |                                   | -                                  | ON                                | -                                  | ••••                              |  |
| P95                | SCLK1  | OFF                 | ON                                 | ON                                | ON                                 | ON                                | ON                                 | 0.11                              | OFF                                |                                   |  |
| P96                | _      |                     |                                    |                                   |                                    |                                   |                                    |                                   |                                    |                                   |  |
| PA0 to PA7<br>(*1) | _      |                     | -                                  |                                   | -                                  |                                   | -                                  |                                   | -                                  |                                   |  |
| WAKE               | —      |                     |                                    |                                   |                                    |                                   | ON                                 |                                   |                                    |                                   |  |
| ALE                | _      |                     | ON                                 |                                   | ON                                 |                                   |                                    |                                   | OFF                                | ON                                |  |
| X2                 | —      |                     |                                    |                                   |                                    |                                   | OFF                                | OFF                               |                                    | OFF                               |  |

| Table 3.3.9 | Output Buffer State Table ( | (2/2) |
|-------------|-----------------------------|-------|
|             |                             |       |

ON: The buffer is always turned on.

OFF: The buffer is always turned off.

-: Not applicable.

\*1: Port having a pull-up/pull-down resistor.

\*2: AIN input does not cause a current to flow through the buffer.

# 3.4 Interrupts

Interrupt processing is coordinated between the CPU interrupt mask register SR.IFF[2:0] and the on-chip interrupt controller.

The TMP91CW28 supports the following 48 interrupt sources:

- 9 CPU internal interrupts (Software interrupts and interrupts triggered when an undefined instruction is executed.)
  - 18 external interrupt pins (  $\overline{\text{NMI}}$  , INT0 to INT8, KWI0 to KWI7)
  - 21 on-chip peripheral interrupts

Each interrupt source has a unique interrupt vector number (Fixed). Each maskable interrupt is assigned one of six priority levels (Variable) while nonmaskable interrupts have the highest priority level of 7 (Fixed).

When an interrupt occurs, the interrupt controller sends the priority level of that interrupt source to the CPU. If two or more interrupts occur simultaneously, it sends the highest of their priority levels (7 if a nonmaskable interrupt occurs) to the CPU.

The CPU compares the sent priority level with the contents of the CPU interrupt mask register IFF[2:0]. If the sent priority level is greater than or equal to the interrupt mask level, the CPU accepts the interrupt. The contents of the IFF[2:0] bits can be modified using the EI instruction in the format of EI num, where num is the value to be set in IFF[2:0]. For example, EI 3 causes the CPU to accept maskable interrupts having a priority level of 3 or greater, as specified with the interrupt controller, as well as all nonmaskable interrupts. The DI instruction, which sets IFF[2:0] to 7, has the same effect as EI 7. It is used to prevent the CPU from accepting maskable interrupts because maskable interrupts can have priority levels of only up to 6. The EI instruction takes effect immediately after it is executed.

In addition to general interrupt servicing, as described above, the TMP91CW28 supports micro DMA mode, where the CPU automatically transfers data (1 byte, 2 bytes or 4 bytes). This mode enables faster data transfer to on-chip/external memory and on-chip peripherals.

A micro DMA request can be issued either using an interrupt source or programmatically with the soft start feature.

Figure 3.4.1 shows the overall flow of interrupt servicing.



Figure 3.4.1 Overall Interrupt Servicing Flow

#### 3.4.1 General Interrupt Servicing

The CPU performs the following operations once it accepts an interrupt. However, when the CPU itself generates an interrupt, as triggered by a software interrupt instruction or upon the execution of an undefined instruction, it only performs steps 2, 4 and 5. The operations are the same as those performed by the TLCS-900/L and TLCS-900/H.

(1) Reads an interrupt vector from the interrupt controller.

If two or more interrupts having the same priority level occur simultaneously, the interrupt controller generates an interrupt vector according to default priorities (Fixed; higher priorities assigned to smaller vector values) and clears the interrupt request.

- (2) Pushes the contents of the program counter (PC) and status register (SR) to the stack area, indicated by the XSP.
- (3) Sets the interrupt mask register bits IFF[2:0] to one higher than the accepted interrupt level. If the level is 7, however, it sets the bits to 7 without incrementing the value.
- (4) Increments the interrupt nesting counter INTNEST by one.
- (5) Makes a branch to the address specified with the data stored at address (FFFF00H + interrupt vector) and then starts the interrupt service routine.

The above procedure requires 18 states (3.6  $\mu$ s at 10 MHz) in the best case (with 16-bit data bus and 0-wait cycles).

Upon the completion of interrupt servicing, the RETI instruction is usually used to return to the main routine. The RETI instruction restores the contents of the PC and SR from the stack and decrements the INTNEST by one.

Nonmaskable interrupts cannot be disabled programmatically. Maskable interrupts can be disabled or enabled programmatically and a priority level can be specified for each interrupt source. The CPU accepts an interrupt if its priority level is greater than or equal to the value stored in the CPU's IFF[2:0] bits. The CPU then sets the IFF[2:0] bits to the accepted priority level plus one. This enables the CPU to accept any higher-priority interrupt that occurs while servicing the current interrupt, so that interrupts are nested.

If another interrupt request is issued while the CPU is performing the above steps, the request is sampled immediately after the first instruction of the current interrupt service routine is executed. The DI instruction can be used as the first instruction to prohibit nesting of maskable interrupts.

Upon a system reset, the IFF[2:0] bits are initialized to 7 so that maskable interrupts are disabled.

Addresses FFFF00H through FFFFFH (256 bytes) are assigned to the interrupt vector area. Table 3.4.1 shows the interrupt vector table.

| Defeult  |             |                                                                      | Maatan | Vector    | Micro DMA |
|----------|-------------|----------------------------------------------------------------------|--------|-----------|-----------|
| Default  | Туре        | Interrupt Source                                                     | Vector | Reference | Request   |
| Priority |             |                                                                      | value  | Address   | Vector    |
| 1        |             | Reset or SWI 0 instruction                                           | 0000H  | FFFF00H   | _         |
| 2        |             | SWI1 instruction                                                     | 0004H  | FFFF04H   | _         |
| 3        |             | INTUNDEF: Execution of an undefined instruction; or SWI2 instruction | 0008H  | FFFF08H   | _         |
| 4        |             | SWI3 instruction                                                     | 000CH  | FFFF0CH   | _         |
| 5        | Newworkship | SWI4 instruction                                                     | 0010H  | FFFF10H   | _         |
| 6        | Nonmaskable | SWI5 instruction                                                     | 0014H  | FFFF14H   | _         |
| 7        |             | SWI6 instruction                                                     | 0018H  | FFFF18H   | _         |
| 8        |             | SWI7 instruction                                                     | 001CH  | FFFF1CH   | -         |
| 9        |             | NMI pin                                                              | 0020H  | FFFF20H   | -         |
| 10       |             | INTWD: Watchdog timer                                                | 0024H  | FFFF24H   | _         |
| _        |             | (Micro DMA)                                                          | _      | _         | _         |
| 11       |             | INT0 pin                                                             | 0028H  | FFFF28H   | 0AH       |
| 12       |             | INT1 pin                                                             | 002CH  | FFFF2CH   | 0BH       |
| 13       |             | INT2 pin                                                             | 0030H  | FFFF30H   | 0CH       |
| 14       |             | INT3 pin                                                             | 0034H  | FFFF34H   | 0DH       |
| 15       |             | INT4 pin, KWI0 to KWI7 pins                                          | 0038H  | FFFF38H   | 0EH       |
| 16       |             | INT5 pin                                                             | 003CH  | FFFF3CH   | 0FH       |
| 17       |             | INT6 pin                                                             | 0040H  | FFFF40H   | 10H       |
| 18       |             | INT7 pin                                                             | 0044H  | FFFF44H   | 11H       |
| 19       |             | INT8 pin                                                             | 0048H  | FFFF48H   | 12H       |
| 20       |             | INTTA0: 8-bit timer 0                                                | 004CH  | FFFF4CH   | 13H       |
| 21       |             | INTTA1: 8-bit timer 1                                                | 0050H  | FFFF50H   | 14H       |
| 22       |             | INTTA2: 8-bit timer 2                                                | 0054H  | FFFF54H   | 15H       |
| 23       |             | INTTA3: 8-bit timer 3                                                | 0058H  | FFFF58H   | 16H       |
| -        |             | -                                                                    | _      | _         | -         |
| -        |             | -                                                                    | _      | _         | -         |
| _        |             | -                                                                    | _      | -         | -         |
| _        |             | -                                                                    | _      | -         | -         |
| 24       |             | INTTB00: 16-bit timer 0 (TB0RG0)                                     | 006CH  | FFFF6CH   | 1BH       |
| 25       | Maskable    | INTTB01: 16-bit timer 0 (TB0RG1)                                     | 0070H  | FFFF70H   | 1CH       |
| 26       |             | INTTB10: 16-bit timer 1 (TB1RG0)                                     | 0074H  | FFFF74H   | 1DH       |
| 27       |             | INTTB11: 16-bit timer 1 (TB1RG1)                                     | 0078H  | FFFF78H   | 1EH       |
| 28       |             | INTTBOF0: 16-bit timer 0 (Overflow)                                  | 007CH  | FFFF7CH   | 1FH       |
| 29       |             | INTTBOF1: 16-bit timer 1 (Overflow)                                  | 0080H  | FFFF80H   | 20H       |
| -        |             | -                                                                    | -      | -         | -         |
| -        |             | -                                                                    | -      | -         | -         |
| 30       |             | INTRX: UART receive                                                  | 008CH  | FFFF8CH   | 23H       |
| 31       |             | INTTX: UART transmit                                                 | 0090H  | FFFF90H   | 24H       |
| 32       |             | INTSBI0: Serial bus interface interrupt                              | 0094H  | FFFF94H   | 25H       |
| 33       |             | INTSBI1: Serial bus interface interrupt                              | 0098H  | FFFF98H   | 26H       |
| 34       |             | INTAD: AD conversion complete                                        | 009CH  | FFFF9CH   | 27H       |
| 35       |             | INTTC0: Micro DMA complete (Channel 0)                               | 00A0H  | FFFFA0H   | -         |
| 36       |             | INTTC1: Micro DMA complete (Channel 1)                               | 00A4H  | FFFFA4H   | -         |
| 37       |             | INTTC2: Micro DMA complete (Channel 2)                               | 00A8H  | FFFFA8H   | -         |
| 38       |             | INTTC3: Micro DMA complete (Channel 3)                               | 00ACH  | FFFFACH   | -         |
| 39       |             | INTBCD: BCD computation complete                                     | 00B0H  | FFFFB0H   | 2CH       |
|          |             | (Reserved)                                                           | 00B4H  | FFFFB4H   | -         |
|          |             |                                                                      | :      | :         | :         |
|          |             | (Reserved)                                                           | 00FCH  | FFFFFCH   | -         |

| Table 2 1 1 | TMD01CW/20 | Interrupt | Ventor | Toblo |
|-------------|------------|-----------|--------|-------|
| 14018 3.4.1 |            | menupi    | vector | lable |

Note: Micro DMA default priority.

If an interrupt request is generated by a source specified by micro DMA, the interrupt has the highest priority of the maskable interrupts (Irrespective of the default priority allocated to all channels).

#### 3.4.2 Micro DMA

In addition to general interrupt servicing, the TMP91CW28 supports a micro DMA feature. Interrupt requests specified with the micro DMA are assigned highest priority levels among maskable interrupts regardless of the priority levels actually set.

The micro DMA consists of four channels so that continuous transfer can be performed using burst specification, described later.

Because the micro DMA feature is provided in combination with the CPU, micro DMA requests are ignored and remain pending if the CPU executes the HALT instruction and enters a standby state (STOP, IDLE1 or IDLE2). A DMA transfer is started upon the release from the standby state.

#### (1) Micro DMA operation

If an interrupt specified with the micro DMA request vector register is requested, the micro DMA transfers data to the CPU assuming the highest priority level for a maskable interrupt regardless of the priority level assigned to the interrupt source. Micro DMA requests are not, however, accepted when IFF[2:0] = 7.

The micro DMA has four channels so that it can be specified for up to four interrupt sources simultaneously.

When the CPU accepts a micro DMA request, it clears the interrupt request flag assigned to that channel, performs a single data transfer (1 byte, 2 bytes or 4 bytes) from the source address to destination address, as specified with the control register, and then decrements the transfer counter. If the decremented counter reaches zero, the interrupt controller receives a request from the CPU and generates a micro DMA transfer complete interrupt (INTTCn). Then the CPU clears the micro DMA request vector register (DMAnV) to 0, thus disabling subsequent start of the micro DMA and terminating micro DMA servicing. If the decremented counter does not reach zero, the CPU terminates micro DMA servicing unless burst is specified. In that case, the interrupt controller does not generate a micro DMA transfer complete interrupt (INTTCn).

When using an interrupt source only to start the micro DMA, set the priority level for that interrupt to 0. If another interrupt request with a priority level of 1 to 6 is issued before the current interrupt is set for the micro DMA request vector, the CPU performs general interrupt servicing for the new interrupt.

When using an interrupt source for both the micro DMA and general interrupt servicing, set the priority level for that interrupt to a level less than those of all other interrupt sources (Note). Note that only edge-triggered interrupts can be used in such a way.

A micro DMA transfer complete interrupt is serviced according to its priority level and default priorities, in the same way as other maskable interrupts.

If two or more micro DMA channels issue requests simultaneously, channels having smaller numbers have higher priorities, regardless of the respective interrupt priority levels.

The transfer source and destination addresses are specified using a 32-bit control register. The micro DMA can, however, handle only 16-Mbyte space because there are only 24 address output lines.
Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished.

And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA

INTyyy: level 6 with micro DMA

The micro DMA supports three transfer modes: 1 byte, 2 bytes or 4 bytes. For each transfer mode, the transfer source and destination addresses can be incremented, decremented or fixed after the transfer of a single unit of data. This ability to select various modes facilitates data transfer from memory to memory, peripheral to memory, memory to peripheral and peripheral to peripheral. For details of transfer modes, see (4) "Transfer mode registers".

The transfer counter consists of 16 bits, so that up to 65536 micro DMA transfers (if the counter defaults to 0000H) can be performed for a single interrupt source.

The micro DMA supports 30 interrupt sources, for which micro DMA request vectors are shown in Table 3.4.1, as well as a soft start.

Figure 3.4.2 shows micro DMA cycles for 2-byte transfer with the transfer destination address incremented, where all address areas are accessed with a 16-bit bus, no wait cycles are inserted, and both the source and destination addresses are even numbers. Cycles for other counter modes are also similar to the following.



Figure 3.4.2 Micro DMA Cycles

1st to 3rd states: Instruction fetch cycles (Prefetching next instruction code). These cycles are dummy cycles if three or more bytes of instruction code are stored in the instruction queue buffer.
4th and 5th states: Micro DMA read cycles.
6th states: Dummy cycle (Address bus left in 5th state).
7th and 8th states: Micro DMA write cycles.

- Note 1: Additional two states are involved if the source address area uses an 8-bit bus. If the source address area uses a 16-bit bus but starts with an odd address, additional two states are involved.
- Note 2: Additional two states are involved if the destination address area uses an 8-bit bus. If the destination address area uses a 16-bit bus but starts with an odd address, additional two states are involved.

#### (2) Soft start

The micro DMA is usually started by an interrupt source but it also supports a soft start feature that enables it to start upon the detection of a write cycle to the DMAR register.

Writing 1 to a bit of the DMAR register can start the corresponding micro DMA channel once (Writing 0 has no effect). Upon the completion of transfer, the DMAR register bit for that channel is automatically cleared to 0. Only a single channel can be started simultaneously (More than one bit cannot be set to 1 simultaneously) due to a restriction imposed by the specification.

A DMAR register bit must be determined to be 0 before it can be set to 1 again. If the bit is read as 1, a micro DMA transfer has not yet started.

If the DMAB register specifies burst, the started micro DMA channel transfers data continuously until the micro DMA transfer counter reaches 0.

Any soft start attempted between interrupt-triggered micro DMA transfers does not cause the micro DMA transfer counter to change. To prevent other bits from being written unintentionally, no read-modify-write instruction should be used.

| Symbol | Name     | Address       | 7 | 6 | 5 | 4 | 3     | 2     | 1      | 0     |
|--------|----------|---------------|---|---|---|---|-------|-------|--------|-------|
|        | 5144     |               |   | / | / | / | DMAR3 | DMAR2 | DMAR1  | DMAR0 |
|        | DMA      | 89H<br>(RM\\/ | / | / | / | / | R/W   |       |        |       |
| DWAR   | register | prohibited)   | / | / | / | / | 0     | 0     | 0      | 0     |
|        | •        | . ,           |   | / | / | / |       | DMA r | equest |       |

#### (3) Transfer control registers

The following registers in the CPU are used to control the transfer source and destination addresses. Use the "LDC cr, r" instruction to set data in these registers.



| (DMAM0 to DMAM3 |                                                                                                                      |                                          |  |  |  |  |  |  |
|-----------------|----------------------------------------------------------------------------------------------------------------------|------------------------------------------|--|--|--|--|--|--|
| 0 0 0           | Mode Note: The upper three bits of da these registers must alwa                                                      | ata written to<br>lys be 0.              |  |  |  |  |  |  |
|                 |                                                                                                                      | Execution time                           |  |  |  |  |  |  |
|                 | ZZ: 0 = Byte transfer, 1 = Word transfer, 2 = 4-byte transfer, 3 = Reserve                                           | d↓                                       |  |  |  |  |  |  |
| 0 0 0 Z Z       | Destination address increment mode Peripheral to memory $(DMADn+) \leftarrow (DMASn)$                                | 8 states (1600 ns)<br>Byte/word transfer |  |  |  |  |  |  |
|                 | $DMACn \leftarrow DMACn - 1$<br>if $DMACn = 0$ then INTTC occurs                                                     | 12 states (2400 ns)<br>4-byte transfer   |  |  |  |  |  |  |
| 0 0 1 Z Z       | Destination address decrement mode Peripheral to memory $(DMADn-) \leftarrow (DMASn)$                                | 8 states (1600 ns)<br>Byte/word transfer |  |  |  |  |  |  |
|                 | DMACn ← DMACn - 1       12 states (2400 ns)         f DMACn = 0 then INTTC occurs       4-byte transfer              |                                          |  |  |  |  |  |  |
| 0 1 0 Z Z       | Source address increment modeMemory to peripheral8 states (1600 ns) $(DMADn) \leftarrow (DMASn+)$ Byte/word transfer |                                          |  |  |  |  |  |  |
|                 | $DMACn \leftarrow DMACn - 1$<br>if $DMACn = 0$ then INTTC occurs                                                     | 12 states (2400 ns)<br>4-byte transfer   |  |  |  |  |  |  |
| 0 1 1 Z Z       | Source address decrement mode Memory to peripheral (DMADn) $\leftarrow$ (DMASn–)                                     | 8 states (1600 ns)<br>Byte/word transfer |  |  |  |  |  |  |
|                 | $DMACn \leftarrow DMACn - 1$<br>if $DMACn = 0$ then INTTC occurs                                                     | 12 states (2400 ns)<br>4-byte transfer   |  |  |  |  |  |  |
| 1 0 0 Z Z       | Fixed address mode Peripheral to peripheral (DMADn) $\leftarrow$ (DMASn)                                             | 8 states (1600 ns)<br>Byte/word transfer |  |  |  |  |  |  |
|                 | $DMACn \leftarrow DMACn - 1$<br>if $DMACn = 0$ then INTTC occurs                                                     | 12 states (2400 ns)<br>4-byte transfer   |  |  |  |  |  |  |
| 1 0 1 0 0       | Counter mode $\ldots$ Counting the number of interrupts that have occurred                                           | 5 states                                 |  |  |  |  |  |  |
|                 | $DMASn \leftarrow DMASn + 1$<br>$DMACn \leftarrow DMACn - 1$<br>if $DMACn = 0$ then INTTC occurs                     | (1000 ns)                                |  |  |  |  |  |  |

(4) Transfer mode registers: DMAM0 to DMAM3

Note 1 n: Corresponding micro DMA channel (0 to 3)

DMADn+/DMASn+: Post-increment (Incrementing the register value after transfer) DMADn-/DMASn-: Post-decrement (Decrementing the register value after transfer) In the table, "peripheral" means a fixed address while "memory" means an address that can be incremented or decremented.

Note 2: Execution time: The time required to complete transferring a single unit of data when a 16-bit bus is used for the source and destination address areas and no wait cycles are inserted. Clock settings: fc = 10 MHz, clock gear: 1 (fc)

Note 3: Any code other than those listed above must not be written to transfer mode registers.

# 3.4.3 Interrupt Controller

Figure 3.4.3 shows a block diagram of the interrupt circuit. The left-hand side of the diagram shows the interrupt controller while the right-hand side shows the CPU's interrupt request signal circuit and halt wakeup circuit.

The interrupt controller has an interrupt request flag, interrupt priority register and micro DMA request vector. The interrupt request flag is used to latch an interrupt request issued by peripherals.

This flag is cleared in the following cases:

- The device is reset.
- The CPU accepts the interrupt and reads the vector for the interrupt.
- An instruction that clears the interrupt is executed (A DMA request vector is written to the INTCLR register).
- The CPU accepts a micro DMA request for the interrupt.
- Micro DMA burst transfer for the interrupt completes.

Priority levels for individual interrupts can be specified using interrupt priority registers (such as INTE0AD and INTE12) provided for each interrupt source. Six levels of priority (1 to 6) can be set. An interrupt request is disabled when its priority level is set to 0 or 7. Nonmaskable interrupts ( $\overline{\text{NMI}}$  pin and watchdog timer) have a fixed level of 7. If two or more interrupts having the same priority level occur simultaneously, the CPU accepts interrupts according to default priorities. Reading bits 3 and 7 of the interrupt priority register obtains the status of the interrupt request flag, indicating whether an interrupt request is present for a channel.

The interrupt controller determines the interrupt, and sends its priority level and vector address to the CPU. The CPU compares that priority level with the contents of the interrupt mask register, that is, the IFF[2:0] bits of the status register (SR). The CPU accepts the interrupt if its priority level is greater than the register value. It then sets the SR.IFF[2:0] bits to the accepted interrupt level plus one, so that only interrupt requests having a priority level greater than or equal to the register value can be accepted while the current interrupt is handled. Upon the completion of interrupt servicing (with the execution of the RETI instruction), the SR.IFF[2:0] bits restore the values existing before the interrupt occurred from the stack.

The interrupt controller has registers for storing micro DMA request vectors for four channels. Writing a request vector (See Table 3.4.1) to these registers enables the micro DMA to start when the corresponding interrupt occurs. Note that the micro DMA parameter registers (such as DMAS and DMAD) must be set beforehand.



| Symbol   | Name                            | Address     | 7           | 6              | 5      | 4         | 3      | 2          | 1        | 0         |
|----------|---------------------------------|-------------|-------------|----------------|--------|-----------|--------|------------|----------|-----------|
|          |                                 |             |             | INT            | AD     |           |        | IN         | ТО       |           |
|          | INTO &                          | 0011        | IADC        | IADM2          | IADM1  | IADM0     | I0C    | 10M2       | I0M1     | I0M0      |
| INTE0AD  | IN I AD<br>enable               | 90H         | R           |                | R/W    |           | R      |            | R/W      |           |
|          | Chable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             | INT2        |                |        | INT1      |        |            |          |           |
|          | INT1 &                          |             | I2C         | I2M2           | I2M1   | I2M0      | I1C    | I1M2       | I1M1     | I1M0      |
| INTE12   | INT2<br>enable                  | 91H         | R           |                | R/W    |           | R      |            | R/W      |           |
|          | Chabic                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             |             | IN             | T4     |           |        | IN         | Т3       |           |
|          | INT3 &                          |             | I4C         | I4M2           | I4M1   | I4M0      | I3C    | I3M2       | I3M1     | I3M0      |
| INTE34   | INT4                            | 92H         | R           |                | R/W    |           | R      |            | R/W      |           |
|          | enable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             |             | IN             | Т6     |           |        | IN         | T5       |           |
|          | INT5 &                          |             | 16C         | I6M2           | I6M1   | 16M0      | I5C    | I5M2       | I5M1     | 15M0      |
| INTE56   | INT6                            | 93H         | R           |                | R/W    |           | R      | -          | R/W      |           |
|          | enable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             | Ū           | ŰN             | т8     | Ũ         | Ŭ      | IN         | т7       | Ũ         |
|          | INT7 &                          |             | 18C         | 18M2           | 18M1   | 18M0      | 17C    | 17M2       | <br>I7M1 | I7M0      |
| INTE78   | INT8                            | 94H         | R           | 101112         | R/W    | 101110    | R      | 111112     | R/W      | 171010    |
|          | enable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             | 0           |                |        | Ū         | 0      |            |          | 0         |
|          | INTTA0 &                        |             |             | ITA1M2         |        | ITA1M0    | ITAOC  |            |          | ΙΤΑΟΜΟ    |
| INTETA01 | INTTA1                          | 95H         | D           |                |        | TIATINO   | D      | TIAOIVIZ   |          | TIAONIO   |
|          | enable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             | 0           |                |        | 0         | 0      |            |          | 0         |
|          | INTTA2 &                        | 96H         |             |                |        | 1742140   | ITAOC  |            |          |           |
| INTETA23 | INTTA3                          |             | ПАЗС        | TTASIVIZ       |        | TTASIVIU  | D D D  | TTAZIVIZ   |          | TT AZIVIU |
|          | enable                          |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             | 0           |                |        | 0         | 0      |            |          | 0         |
|          | INTTB00                         |             |             |                |        |           | ITROOC |            |          |           |
| INTETB0  | &<br>INTTB01                    | 99H         |             | TIBUTIVIZ      |        | TIBUTIVIU |        | TT BUUIVIZ |          |           |
|          | enable                          |             | R           | 0              | R/W    | 0         | ĸ      | 0          | R/W      | 0         |
|          |                                 |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          | INTTB10                         |             |             |                |        |           |        |            |          |           |
| INTETB1  | &<br>INTTR11                    | 9AH         |             | TIBITMZ        |        | TIBITIVIU |        | TIBIUMZ    |          | TIBIUNU   |
|          | enable                          |             | R           | 0              | R/W    | 0         | ĸ      | 0          | R/W      | 0         |
|          |                                 |             | 0           | 0              | 0      | 0         | 0      | 0          | 0        | 0         |
|          |                                 |             |             |                | 1      |           |        |            | 1        |           |
| I        | nterrupt requ                   | uest flag ← | <b>\</b>    |                |        |           |        |            |          |           |
|          |                                 |             |             |                |        |           |        |            |          |           |
|          |                                 |             |             |                | •      |           |        |            |          |           |
|          |                                 |             |             |                |        |           |        |            |          |           |
| JxxM2    | lxxM1                           | lxxM0       | F           | unction (V     | Vrite) |           |        |            |          |           |
| 0        | 0                               | 0           | Disable int |                |        |           |        |            |          |           |
| 0        | 0 0 1 Sable Interrupt requests. |             |             |                |        |           |        |            |          |           |
| 0        | 1                               | 0           | Set the pri | ority level to | 2.     |           |        |            |          |           |
| 0        | 1                               | 1           | Set the pri | ority level to | 3.     |           |        |            |          |           |
| 1        | 0                               | 0           | Set the pri | ority level to | 4.     |           |        |            |          |           |
| 1        | 0                               | 1           | Set the pri | ority level to | 5.     |           |        |            |          |           |

<sup>(1)</sup> Interrupt priority registers

Set the priority level to 6.

Disable interrupt requests.

1

1

0

1

1

1

| Symbol                 | Name      | Address | 7       | 6          | 5             | 4      | 3      | 2          | 1            | 0       |  |
|------------------------|-----------|---------|---------|------------|---------------|--------|--------|------------|--------------|---------|--|
|                        | INTTBOF   |         | IN      | TTBOF1 (TN | /IRB1 overflo | ow)    | IN.    | TTBOF0 (TN | IRB0 overflo | w)      |  |
| NITETDO                | &         |         | ITF1C   | ITF1M2     | ITF1M1        | ITF1M0 | ITF0C  | ITF0M2     | ITF0M1       | ITF0M0  |  |
| INTETB01V              | INTTBOF1  | 3011    | R       | R R/W      |               |        |        | R/W        |              |         |  |
|                        | enable    |         | 0       | 0          | 0             | 0      | 0      | 0          | 0            | 0       |  |
|                        |           |         |         | -          | -             |        |        | INT        | BCD          |         |  |
|                        | INTBCD    | 004     | -       | -          | -             | -      | IBCDC  | IBCD1M2    | IBCD1M1      | IBCD1M0 |  |
| enable                 | 9011      | -       |         | -          |               | R      |        | R/W        |              |         |  |
|                        |           |         |         | Must be wr | itten as "0". |        | 0      | 0          | 0            | 0       |  |
|                        |           |         |         | INT        | тх            |        |        | INT        | RX           |         |  |
|                        | INTRX &   |         | ITX1C   | ITX1M2     | ITX1M1        | ITX1M0 | IRX1C  | IRX1M2     | IRX1M1       | IRX1M0  |  |
| INTEST                 | enable    | 9DH     | R       | R R/W      |               |        | R      |            | R/W          |         |  |
|                        |           | 0       | 0       | 0          | 0             | 0      | 0      | 0          | 0            |         |  |
|                        |           | 9EH     | INTSBI1 |            |               |        | INTS   | SBI0       |              |         |  |
|                        | INTSBI0 & |         | IS1C    | IS1M2      | IS1M1         | IS1M0  | IS0C   | IS0M2      | IS0M1        | IS0M0   |  |
| INTES2                 | enable    |         | R       |            | R/W           |        | R      |            | R/W          |         |  |
|                        |           |         | 0       | 0          | 0             | 0      | 0      | 0          | 0            | 0       |  |
|                        |           |         |         | INT        | TC1           |        | INTTCO |            |              |         |  |
| INITETCOM              | INTTC0 &  |         | ITC1C   | ITC1M2     | ITC1M1        | ITC1M0 | ITC0C  | ITC0M2     | ITC0M1       | ITC0M0  |  |
| INTETCOT               | enable    | AULI    | R       |            | R/W           |        | R      |            | R/W          |         |  |
|                        |           |         | 0       | 0          | 0             | 0      | 0      | 0          | 0            | 0       |  |
|                        |           |         |         | INT        | ТС3           |        |        | INT        | TC2          |         |  |
|                        | INTTC2 &  | A1L     | ITC3C   | ITC3M2     | ITC3M1        | ITC3M0 | ITC2C  | ITC2M2     | ITC2M1       | ITC2M0  |  |
| INTETC23               | enable    | AIII    | R       |            | R/W           |        | R      |            | R/W          |         |  |
|                        |           |         | 0       | 0          | 0             | 0      | 0      | 0          | 0            | 0       |  |
| Interrupt request flag |           |         |         |            |               |        |        |            |              |         |  |

| lxxM2 | lxxM1 | lxxM0 | Function (Write)             |
|-------|-------|-------|------------------------------|
| 0     | 0     | 0     | Disable interrupt requests.  |
| 0     | 0     | 1     | Set the priority level to 1. |
| 0     | 1     | 0     | Set the priority level to 2. |
| 0     | 1     | 1     | Set the priority level to 3. |
| 1     | 0     | 0     | Set the priority level to 4. |
| 1     | 0     | 1     | Set the priority level to 5. |
| 1     | 1     | 0     | Set the priority level to 6. |
| 1     | 1     | 1     | Disable interrupt requests.  |

Γ

Note: Bits7 to 4 of the INTEBCD are read as undefined.

| Symbol | Name                     | Address             | 7                             | 6                                                | 5                                                | 4                                                | 3                                                | 2                                                | 1                                                                      | 0                                             |
|--------|--------------------------|---------------------|-------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|------------------------------------------------------------------------|-----------------------------------------------|
|        |                          |                     | -                             | 14EDGE                                           | <b>I3EDGE</b>                                    | I2EDGE                                           | I1EDGE                                           | <b>I0EDGE</b>                                    | IOLE                                                                   | NMIREE                                        |
|        |                          |                     |                               |                                                  | _                                                | V                                                | V                                                | _                                                | _                                                                      |                                               |
|        | Interrunt                | 8CH                 | 0                             | 0                                                | 0                                                | 0                                                | 0                                                | 0                                                | 0                                                                      | 0                                             |
| IIMC   | input<br>mode<br>control | (RMW<br>prohibited) | Must be<br>written as<br>"0". | INT4 edge<br>polarity<br>0: Rising<br>1: Falling | INT3 edge<br>polarity<br>0: Rising<br>1: Falling | INT2 edge<br>polarity<br>0: Rising<br>1: Falling | INT1 edge<br>polarity<br>0: Rising<br>1: Falling | INT0 edge<br>polarity<br>0: Rising<br>1: Falling | INTO<br>sensitivity<br>0: Edge-<br>triggered<br>1: Level-<br>sensitive | 1: Also<br>triggered by<br>NMI rising<br>edge |
|        |                          |                     |                               |                                                  |                                                  |                                                  |                                                  |                                                  |                                                                        |                                               |

(2) Controlling external interrupts

INT0 level detection enable

| 11110101 |                                           |   |  |
|----------|-------------------------------------------|---|--|
| 0        | Edge sensitive INT                        |   |  |
| 1        | Active high level-sensitive INT           |   |  |
| NMI risi | ng edge enable                            |   |  |
| 0        | INT request occurs at falling edge        |   |  |
| 1        | INT request occurs at rising/falling edge | < |  |

(3) Interrupt request flag clear register

An interrupt request flag can be cleared by writing a micro DMA request vector (See Table 3.4.1) to the INTCLR register.

For example, the INTO interrupt flag can be cleared by the following register operation after executing the DI instruction.

INTCLR  $\leftarrow$  0AH: Clear the INT0 interrupt request flag

| Symbol | Name      | Address                    | 7 | 6 | 5                | 4     | 3     | 2     | 1     | 0     |
|--------|-----------|----------------------------|---|---|------------------|-------|-------|-------|-------|-------|
| INTCLR | Interrupt |                            |   |   | CLRV5            | CLRV4 | CLRV3 | CLRV2 | CLRV1 | CLRV0 |
|        |           | 88H<br>(RMW<br>prohibited) |   |   |                  | W     |       |       |       |       |
|        | control   |                            |   |   | 0                | 0     | 0     | 0     | 0     | 0     |
|        |           |                            |   |   | Interrupt vector |       |       |       |       |       |

(4) Micro DMA request vector registers

A micro DMA request vector register specifies which interrupt source is targeted for a micro DMA request. The interrupt source having the micro DMA request vector specified in the register is assigned as the micro DMA request source.

When the micro DMA transfer counter reaches 0, the interrupt controller receives a request from the CPU and generates a micro DMA transfer complete interrupt for the relevant channel. Then, the CPU clears the micro DMA request vector register, thus clearing the micro DMA request source for the channel. If it is necessary to continue micro DMA processing for the same interrupt source, the interrupt controller must reload the micro DMA request vector into the register during the service routine for the micro DMA transfer completion interrupt.

If the same vector is set in micro DMA request vector registers for two or more channels simultaneously, the channel having the smallest number takes precedence.

When the same vector is set in micro DMA request vector registers for two channels simultaneously, micro DMA transfer is first performed with the channel having the smaller number. Once transfer completes, micro DMA transfer for the channel having the larger number starts (Micro DMA chaining), unless the interrupt controller reloads the micro DMA request vector for the first channel.

| Symbol        | Name   | Address | 7 | 6 | 5                   | 4        | 3           | 2           | 1      | 0      |
|---------------|--------|---------|---|---|---------------------|----------|-------------|-------------|--------|--------|
|               |        |         | / | / | DMA0V5              | DMA0V4   | DMA0V3      | DMA0V2      | DMA0V1 | DMA0V0 |
|               | DMA0   | 80H     | / | / |                     | R/W      |             |             |        |        |
| DIVIAUV       | vector | 0011    | / | / | 0                   | 0        | 0           | 0           | 0      | 0      |
|               |        | /       | / |   |                     | DMA0 req | uest vector |             |        |        |
|               |        |         |   |   | DMA1V5              | DMA1V4   | DMA1V3      | DMA1V2      | DMA1V1 | DMA1V0 |
| DMA1V request | 81日    |         |   |   | R/W                 |          |             |             |        |        |
|               | vector | 0111    | / | / | 0                   | 0        | 0           | 0           | 0      | 0      |
|               |        |         | / | / |                     |          | DMA1 req    | uest vector |        |        |
|               |        |         |   |   | DMA2V5              | DMA2V4   | DMA2V3      | DMA2V2      | DMA2V1 | DMA2V0 |
|               | DMA2   |         |   |   | R/W                 |          |             |             |        |        |
| DIVIAZV       | vector | 0211    |   |   | 0                   | 0        | 0           | 0           | 0      | 0      |
|               |        |         | / | / | DMA2 request vector |          |             |             |        |        |
|               |        |         |   |   | DMA3V5              | DMA3V4   | DMA3V3      | DMA3V2      | DMA3V1 | DMA3V0 |
|               | DMA3   | 831     |   |   | R/W                 |          |             |             |        |        |
|               | vector | 0011    | / | / | 0                   | 0        | 0           | 0           | 0      | 0      |
|               |        |         |   |   |                     |          | DMA3 req    | uest vector |        |        |

(5) Micro DMA burst specification

The micro DMA supports burst specification, with which a single micro DMA startup can cause transfer to continue until the transfer counter register reaches zero. Burst transfer can be specified by setting the DMAB register bit corresponding to a micro DMA channel to 1.

If another interrupt request (Maskable or nonmaskable) is issued during a burst transfer, the CPU first completes the burst transfer before servicing the interrupt.

| Symbol | Name     | Address     | 7 | 6 | 5 | 4 | 3     | 2                   | 1           | 0     |  |
|--------|----------|-------------|---|---|---|---|-------|---------------------|-------------|-------|--|
|        | DMA      | 0011        |   |   |   |   | DMAR3 | DMAR2               | DMAR1       | DMAR0 |  |
|        | software | 89H         | / | / | / | / | R/W   | R/W                 | R/W         | R/W   |  |
| DIMAR  | request  | prohibited) |   |   |   |   | 0     | 0                   | 0           | 0     |  |
|        | register | p           |   |   |   |   |       | 1: DMA soft request |             |       |  |
|        |          |             |   | / | / | / | DMAB3 | DMAB2               | DMAB1       | DMAB0 |  |
|        | DMA      | 0.411       |   |   |   |   |       | R/                  | W           |       |  |
| DIVIAD | register | 0/411       |   |   |   |   | 0     | 0                   | 0           | 0     |  |
|        |          |             |   |   |   |   |       | 1: DMA bu           | rst request |       |  |

## (6) Precautions

The CPU consists of a separate instruction execution unit and bus interface unit. It may fetch an instruction that clears the interrupt request flag for an interrupt (Note) immediately before that instruction is issued. Once the CPU accepts an interrupt, it may execute such an instruction before reading the interrupt vector. In such a case, the CPU reads 0008H (Interrupt vector cleared) and reads the interrupt vector from address FFFF08H.

To prevent the above situation from arising, the DI instruction should be executed before an instruction for clearing an interrupt request flag. After the clear instruction is executed, at least one instruction should be executed before the EI instruction is executed to re-enable interrupts. If the EI instruction immediately follows the clear instruction, interrupts may be enabled before the interrupt flag is cleared.

When the POP SR instruction is used to modify the interrupt mask level (SR.IFF[2:0]), the DI instruction must be executed to disable interrupts before executing the POP SR instruction.

Also note the following two exceptional circuits:

| INT0 level detection mode | When INTO is used as a level-sensitive interrupt pin, rather than edge-triggered, the interrupt request flip-flop is disabled so that a peripheral interrupt request directly passes through the S input of the flip-flop to appear at the S output. Modifying the mode (Edge to level) causes the previous interrupt request flag to be cleared automatically.                      |
|---------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                           | If INTO is driven from low to high, causing the CPU to start an interrupt response sequence, INTO must be held high until the interrupt response sequence is completed. When INTO in level-sensitive mode is used to exit a HALT mode, INTO must also be held high once it is driven from low to high. Ensure that it is not temporarily driven low due to noise during that period. |
|                           | When the INT0 detection mode is changed from level to edge, any<br>interrupt request flag accepted in level-sensitive mode is not cleared.<br>Use the following sequence to clear the interrupt request flag:<br>DI                                                                                                                                                                  |
|                           | LD (IIMC), 00H ; Change from level to edge.                                                                                                                                                                                                                                                                                                                                          |
|                           | NOP ; Wait El instruction.                                                                                                                                                                                                                                                                                                                                                           |
| INTRXn                    | Clearing the interrupt request flip-flop requires a system reset or<br>reading the serial channel receive buffer. It cannot be cleared by<br>writing INTCLR register.                                                                                                                                                                                                                |

Note: The following instructions and pin state transition are also equivalent to this type of instruction:

INT0: Instruction that changes the pin mode to level detection after an interrupt occurs in edge-triggered mode.Change in the pin input (from high to low) after an interrupt occurs

INTRXn: Instruction that reads the receive buffer.

level-sensitive mode.

# 3.5 I/O Ports

The TMP91CW28 has 80 I/O port pins. All the port pins except a few share pins with alternate functions. They can be individually programmed as general-purpose I/O or dedicated I/O for the on-chip CPU or peripherals. Table 3.5.1 shows all the I/O port pins available on the TMP91CW28 and their shared functions. Table 3.5.2 to Table 3.5.4 give a summary of register settings used to control the port pins.

| Port   | Pin Name   | # of Pins | Direction    | Pull<br>Resistor | Direction<br>Programmability | Alternate Functions     |
|--------|------------|-----------|--------------|------------------|------------------------------|-------------------------|
| Port 0 | P00 to P07 | 8         | Input/output | _                | Bitwise                      | AD0 to AD7              |
| Port 1 | P10 to P17 | 8         | Input/output | -                | Bitwise                      | AD8 to AD15/A8 to A15   |
| Port 2 | P20 to P27 | 8         | Input/output | _                | Bitwise                      | A16 to A23/A0 to A7     |
| Port 3 | P30        | 1         | Output       | _                | (Fixed)                      | RD                      |
|        | P31        | 1         | Output       | -                | (Fixed)                      | WR                      |
|        | P32        | 1         | Input/output | Pull up          | Bitwise                      | HWR                     |
|        | P33        | 1         | Input/output | Pull up          | Bitwise                      | WAIT                    |
|        | P34        | 1         | Input/output | Pull up          | Bitwise                      | BUSRQ                   |
|        | P35        | 1         | Input/output | Pull up          | Bitwise                      | BUSAK                   |
|        | P36        | 1         | Input/output | Pull up          | Bitwise                      | $R/\overline{W}$        |
|        | P37        | 1         | Input/output | Pull up          | Bitwise                      |                         |
| Port 4 | P40        | 1         | Input/output | Pull up          | Bitwise                      | CSO                     |
|        | P41        | 1         | Input/output | Pull up          | Bitwise                      | CS1                     |
|        | P42        | 1         | Input/output | Pull up          | Bitwise                      | CS2                     |
|        | P43        | 1         | Input/output | Pull up          | Bitwise                      | CS3                     |
| Port 5 | P50 to P57 | 8         | Input        | -                | (Fixed)                      | AN0 to AN7, ADTRG (P53) |
|        |            |           |              |                  | ~ /                          | KWI0 to KWI7            |
| Port 6 | P60        | 1         | Input/output | _                | Bitwise                      | SCK0                    |
|        | P61        | 1         | Input/output | Pull up          | Bitwise                      | SO0/SDA0                |
|        | P62        | 1         | Input/output | Pull up          | Bitwise                      | SI0/SCL0                |
|        | P63        | 1         | Input/output | _                | Bitwise                      | INTO                    |
|        | P64        | 1         | Input/output | _                | Bitwise                      | SCOUT                   |
|        | P65        | 1         | Input/output | -                | Bitwise                      |                         |
|        | P66        | 1         | Input/output | -                | Bitwise                      |                         |
| Port 7 | P70        | 1         | Input/output | Pull up          | Bitwise                      | TAOIN                   |
|        | P71        | 1         | Input/output | Pull up          | Bitwise                      | TA1OUT                  |
|        | P72        | 1         | Input/output | Pull up          | Bitwise                      | TA3OUT                  |
|        | P73        | 1         | Input/output | Pull up          | Bitwise                      |                         |
|        | P74        | 1         | Input/output | Pull up          | Bitwise                      |                         |
|        | P75        | 1         | Input/output | Pull up          | Bitwise                      |                         |
| Port 8 | P80        | 1         | Input/output | Pull up          | Bitwise                      | TB0IN0/INT5             |
|        | P81        | 1         | Input/output | Pull up          | Bitwise                      | TB0IN1/INT6             |
|        | P82        | 1         | Input/output | Pull up          | Bitwise                      | TB0OUT0                 |
|        | P83        | 1         | Input/output | Pull up          | Bitwise                      | TB0OUT1                 |
|        | P84        | 1         | Input/output | Pull up          | Bitwise                      | TB1IN0/INT7             |
|        | P85        | 1         | Input/output | Pull up          | Bitwise                      | TB1IN1/INT8             |
|        | P86        | 1         | Input/output | Pull up          | Bitwise                      | TB1OUT0                 |
|        | P87        | 1         | Input/output | Pull up          | Bitwise                      | TB1OUT1                 |
| Port 9 | P90        | 1         | Input/output | -                | Bitwise                      | SCK1                    |
|        | P91        | 1         | Input/output | Pull up          | Bitwise                      | SO1/SDA1                |
|        | P92        | 1         | Input/output | Pull up          | Bitwise                      | SI1/SCL1                |
|        | P93        | 1         | Input/output | -                | Bitwise                      | TXD                     |
|        | P94        | 1         | Input/output | -                | Bitwise                      | RXD                     |
|        | P95        | 1         | Input/output | -                | Bitwise                      | SCLK/ CTS               |
|        | P96        | 1         | Input/output | _                | Bitwise                      |                         |
| Port A | PA0 to PA3 | 4         | Input/output | Pull up          | Bitwise                      | INT1 to INT4            |
|        | PA4 to PA7 | 4         | Input/output | Pull up          | Bitwise                      |                         |

Table 3.5.1 Programmable I/O Ports

| Dort   | Din Nomo   | Direction/Eurotion                  |    | I/O Register Settings |      |       |  |  |  |
|--------|------------|-------------------------------------|----|-----------------------|------|-------|--|--|--|
| Puit   |            |                                     | Pn | PnCR                  | PnFC | PUPn  |  |  |  |
| Port 0 | P00 to P07 | Input port                          | ×  | 0                     |      |       |  |  |  |
|        |            | Output port                         | ×  | 1                     | N/A  | N/A   |  |  |  |
|        |            | AD0 to AD7 bus lines                | ×  | ×                     | 1    |       |  |  |  |
| Port 1 | P10 to P17 | Input port                          | ×  | 0                     | 0    |       |  |  |  |
|        |            | Output port                         | ×  | 1                     | 0    | 1     |  |  |  |
|        |            | AD8 to AD15 bus lines               | ×  | 0                     | 1    | N/A   |  |  |  |
|        |            | A8 to A15 outputs                   | ×  | 1                     | 1    | 1     |  |  |  |
| Port 2 | P20 to P27 | Input port                          | ×  | 0                     | 0    |       |  |  |  |
|        |            | Output port                         | ×  | 1                     | 0    |       |  |  |  |
|        |            | A0 to A7 outputs                    |    | 0                     | 1    | N/A   |  |  |  |
|        |            | A16 to A23 outputs                  | ×  | 1                     | 1    | 1     |  |  |  |
| Port 3 | P30        |                                     | ×  | · ·                   | 1    | N/A   |  |  |  |
|        |            | RD output during external accesses  | 1  | N/A                   | 0    |       |  |  |  |
|        |            | RD always output                    | 0  | -                     | 1    | •     |  |  |  |
|        | P31        | Output port                         | ×  |                       | 0    |       |  |  |  |
|        |            | WR output during external accesses  | ×  | - N/A                 | 1    | N/A   |  |  |  |
|        | P32 to P37 | Input port (with pull-up disabled)  | 0  | 0                     | 0    |       |  |  |  |
|        |            | Input port (with pull-up enabled)   | 1  | 0                     | 0    | N/A   |  |  |  |
|        |            | Output port                         | ×  | 1                     | 0    | 1     |  |  |  |
|        | P32        | HWR output                          | ×  | 1                     | 1    | N/A   |  |  |  |
|        | P33        | WAIT input (with pull-up disabled)  | 0  | 0                     | NI/A | NI/A  |  |  |  |
|        |            | WAIT input (with pull-up enabled)   | 1  | 0                     | IN/A | 11//4 |  |  |  |
|        | P34        | BUSRQ input (with pull-up disabled) | 0  | 0                     | 1    | ΝΙ/Δ  |  |  |  |
|        |            | BUSRQ input (with pull-up enabled)  | 1  | 0                     | 1    | 11/74 |  |  |  |
|        | P35        | BUSAK output                        | ×  | 1                     | 1    | N/A   |  |  |  |
|        | P36        | R/₩ output                          | ×  | 1                     | 1    | N/A   |  |  |  |
| Port 4 | P40 to P43 | Input port (with pull-up disabled)  | 0  | 0                     | 0    |       |  |  |  |
|        |            | Input port (with pull-up enabled)   | 1  | 0                     | 0    | N/A   |  |  |  |
|        |            | Output port                         | ×  | 1                     | 0    |       |  |  |  |
|        | P40        | CS0 output                          | ×  | 1                     | 1    | N/A   |  |  |  |
|        | P41        | CS1 output                          | ×  | 1                     | 1    | N/A   |  |  |  |
|        | P42        | CS2 output                          | ×  | 1                     | 1    | N/A   |  |  |  |
|        | P43        | CS3 output                          | ×  | 1                     | 1    | N/A   |  |  |  |
| Port 5 | P50 to P57 | Input port                          | ×  |                       |      |       |  |  |  |
|        |            | AN[0:7] inputs (Note 1)             | ×  |                       | N/A  |       |  |  |  |
|        |            | KWI[0:7] inputs                     | ×  |                       |      |       |  |  |  |
|        | P53        | ADTRG input (Note 2)                | ×  |                       |      |       |  |  |  |

| Table 3.5.2 I/O Port Programmability (1/3 | Table 3.5.2 | I/O Port Programmability | (1/3) |
|-------------------------------------------|-------------|--------------------------|-------|
|-------------------------------------------|-------------|--------------------------|-------|

 $\times$ : Don't care

Note 1: When P50 to P57 are configured as analog channels of the ADC, the ADCH[2:0] field in the ADMOD1 register is used to select a channel(s).

Note 2: When P53 is configured as ADTRG, the ADTRGE bit in the ADMOD1 register is used to enable and disable the external trigger input to the ADC.

| Dant   | Din Mana   | Diss sties (Eus sties                      | I/O Register Settings |      |      |         |  |  |
|--------|------------|--------------------------------------------|-----------------------|------|------|---------|--|--|
| Роп    | Pin Name   | Direction/Function                         | Pn                    | PnCR | PnFC | PUPn    |  |  |
| Port 6 | P60,       | Input port                                 | ×                     | 0    | 0    | N1/A    |  |  |
|        | P63 to P67 | Output port                                | ×                     | 1    | 0    | N/A     |  |  |
|        | P61, P62   | Input port (with pull-up disabled)         | ×                     | ×    | ×    | 0       |  |  |
|        |            | Input port (with pull-up disabled)         | 0                     | 0    | 0    | 1       |  |  |
|        |            | Input port (with pull-up enabled)          | 1                     | 0    | 0    | 1       |  |  |
|        |            | Output port                                | ×                     | 1    | 0    | ×       |  |  |
|        | P60        | SCK0 input                                 | ×                     | 0    | 0    | N1/A    |  |  |
|        |            | SCK0 output                                | ×                     | 1    | 1    | N/A     |  |  |
|        | P61        | SDA0 input (with pull-up disabled)         | ×                     | ×    | ×    | 0       |  |  |
|        |            | SDA0 input (with pull-up disabled)         | 0                     | 0    | 0    | 1       |  |  |
|        |            | SDA0 input (with pull-up enabled)          | 1                     | 0    | 0    | 1       |  |  |
|        |            | SDA0 output (Note 3)                       | ×                     | 1    | 1    | ×       |  |  |
|        |            | SO0 output                                 | ×                     | 1    | 1    | ×       |  |  |
|        | P62        | SI0 input (with pull-up disabled)          | ×                     | ×    | ×    | 0       |  |  |
|        |            | SI0 input (with pull-up disabled)          | 0                     | 0    | 0    | 1       |  |  |
|        |            | SI0 input (with pull-up enabled)           | 1                     | 0    | 0    | 1       |  |  |
|        |            | SCI 0 input (with pull-up disabled)        | ×                     | ×    | ×    | 0       |  |  |
|        |            | SCI 0 input (with pull-up disabled)        | 0                     | 0    | 0    | 1       |  |  |
|        |            | SCL0 input (with pull-up enabled)          | 1                     | 0    | 0    | 1       |  |  |
|        |            | SCL0 output (Mith pair dp chabled)         | · ·                   | 1    | 1    |         |  |  |
|        | P63        |                                            | ~                     | 0    | 1    | <br>Ν/Δ |  |  |
|        | P64        | SCOLIT output                              | ~                     | 1    | 1    | N/A     |  |  |
| Port 7 | P70 to P75 | Input port (with pull-up disabled)         | ^<br>0                | 0    | 0    | 11/7    |  |  |
|        | 17010175   | Input port (with pull-up enabled)          | 1                     | 0    | 0    | N/A     |  |  |
|        |            |                                            | ×                     | 1    | 0    |         |  |  |
|        | P70        |                                            | ×                     | 0    | N    | /Α      |  |  |
|        | P71        | TA1OUT output                              | ×                     | 1    | 1    | N/A     |  |  |
|        | P72        | TA3OUT output                              | ×                     | 1    | 1    | N/A     |  |  |
| Port 8 | P80 to P87 | Input port (with pull-up disabled)         | 0                     | 0    | 0    |         |  |  |
|        |            | Input port (with pull-up enabled)          | 1                     | 0    | 0    | N/A     |  |  |
|        |            | Output port                                | ×                     | 1    | 0    |         |  |  |
|        | P80        | TB0IN0, INT5 input (with pull-up disabled) | 0                     | 0    | 1    | N1/A    |  |  |
|        |            | TB0IN0, INT5 input (with pull-up enabled)  | 1                     | 0    | 1    | IN/A    |  |  |
|        | P81        | TB0IN1, INT6 input (with pull-up disabled) | 0                     | 0    | 1    | NI/A    |  |  |
|        |            | TB0IN1, INT6 input (with pull-up enabled)  | 1                     | 0    | 1    | 11/7    |  |  |
|        | P82        | TB0OUT0 output                             | ×                     | 1    | 1    | N/A     |  |  |
|        | P83        | TB0OUT1 output                             | ×                     | 1    | 1    | N/A     |  |  |
|        | P84        | TB1IN0, INT7 input (with pull-up disabled) | 0                     | 0    | 1    | N/A     |  |  |
|        |            | TB1IN0, INT7 input (with pull-up enabled)  | 1                     | 0    | 1    |         |  |  |
|        | P85        | TB1IN1, INT8 input (with pull-up disabled) | 0                     | 0    | 1    | N/A     |  |  |
|        |            | TB1IN1, INT8 input (with pull-up enabled)  | 1                     | 0    | 1    |         |  |  |
|        | P86        | TB1OUT0 output                             | ×                     | 1    | 1    | N/A     |  |  |
|        | P87        | TB1OUT1 output                             | ×                     | 1    | 1    | N/A     |  |  |

| Table 3.5.3 I/O Port Programmability (2/3) | Table 3.5.3 | I/O Port Programmability (2/3) |
|--------------------------------------------|-------------|--------------------------------|
|--------------------------------------------|-------------|--------------------------------|

 $\times:$  Don't care

Note 3: When P61 and P62 are configured as SDA0 and SCL0 outputs for the SBI, the ODE6[2:1] field in the ODE register can be used to configure them as either push-pull or open-drain outputs. Upon reset, the default is push-pull.

| Dort   | Din Nama   | Direction /Function                |    | I/O Register Settings |      |      |  |  |  |
|--------|------------|------------------------------------|----|-----------------------|------|------|--|--|--|
| FOIL   | Fin Name   | Direction/Function                 | Pn | PnCR                  | PnFC | PUPn |  |  |  |
| Port 9 | P90,       | Input port                         | ×  | 0                     | 0    | NI/A |  |  |  |
|        | P93 to P96 | Output port                        | ×  | 1                     | 0    | IN/A |  |  |  |
|        | P91, P92   | Input port (with pull-up disabled) | ×  | ×                     | ×    | 0    |  |  |  |
|        |            | Input port (with pull-up disabled) | 0  | 0                     | 0    | 1    |  |  |  |
|        |            | Input port (with pull-up enabled)  | 1  | 0                     | 0    | 1    |  |  |  |
|        |            | Output port                        | ×  | 1                     | 0    | ×    |  |  |  |
|        | P90        | SCK1 input                         | ×  | 0                     | 0    | NI/A |  |  |  |
|        |            | SCK1 output                        | ×  | 1                     | 1    | N/A  |  |  |  |
|        | P91        | SDA1 input (with pull-up disabled) | ×  | ×                     | ×    | 0    |  |  |  |
|        |            | SDA1 input (with pull-up disabled) | 0  | 0                     | 0    | 1    |  |  |  |
|        |            | SDA1 input (with pull-up enabled)  | 1  | 0                     | 0    | 1    |  |  |  |
|        |            | SDA1 output (Note 4)               | ×  | 1                     | 1    | ×    |  |  |  |
|        |            | SO1 output                         | ×  | 1                     | 1    | ×    |  |  |  |
|        | P92        | SI1 input (with pull-up disabled)  | ×  | ×                     | ×    | 0    |  |  |  |
|        |            | SI1 input (with pull-up disabled)  | 0  | 0                     | 0    | 1    |  |  |  |
|        |            | SI1 input (with pull-up enabled)   | 1  | 0                     | 0    | 1    |  |  |  |
|        |            | SCL1 input (with pull-up disabled) | ×  | ×                     | ×    | 0    |  |  |  |
|        |            | SCL1 input (with pull-up disabled) | 0  | 0                     | 0    | 1    |  |  |  |
|        |            | SCL1 input (with pull-up enabled)  | 1  | 0                     | 0    | 1    |  |  |  |
|        |            | SCL1 output (Note 4)               | ×  | 1                     | 1    | ×    |  |  |  |
|        | P93        | TXD output                         | ×  | 1                     | 1    | N/A  |  |  |  |
|        | P94        | RXD input                          | ×  | 0                     | N    | /A   |  |  |  |
|        | P95        | SCLK input                         | ×  | 0                     | 0    |      |  |  |  |
|        |            | SCLK output                        | ×  | 1                     | 1    | N/A  |  |  |  |
|        |            | CTS input                          | ×  | 0                     | 0    |      |  |  |  |
| Port A | PA0 to PA7 | Input port (with pull-up disabled) | 0  | 0                     | 0    |      |  |  |  |
|        |            | Input port (with pull-up enabled)  | 1  | 0                     | 0    | N/A  |  |  |  |
|        |            | Output port                        | ×  | 1                     | 0    |      |  |  |  |
|        | PA0        | INT1 input (with pull-up disabled) | 0  | 0                     | 1    | Ν/Δ  |  |  |  |
|        |            | INT1 input (with pull-up enabled)  | 1  | 0                     | 1    |      |  |  |  |
|        | PA1        | INT2 input (with pull-up disabled) | 0  | 0                     | 1    | N/A  |  |  |  |
|        |            | INT2 input (with pull-up enabled)  | 1  | 0                     | 1    | 11/7 |  |  |  |
|        | PA2        | INT3 input (with pull-up disabled) | 0  | 0                     | 1    | N/A  |  |  |  |
|        |            | INT3 input (with pull-up enabled)  | 1  | 0                     | 1    |      |  |  |  |
|        | PA3        | INT4 input (with pull-up disabled) | 0  | 0                     | 1    | N/A  |  |  |  |
|        |            | INT4 input (with pull-up enabled)  | 1  | 0                     | 0 1  |      |  |  |  |

Table 3.5.4 I/O Port Programmability (3/3)

 $\times$ : Don't care

Note 4: When P91 and P92 are configured as SDA1 and SCL1 outputs for the SBI, the ODE9[2:1] field in the ODE register can be used to configure them as either push-pull or open-drain outputs. Upon reset, the default is push-pull.

Upon reset, the port pins function as general-purpose input/output ports. Pins that can be programmed for either input or output are input ports by default. Programming is necessary to use port pins for alternate functions.

Notes on using the programmable pull-up function when the bus is relinquished

When the bus is relinquished ( $\overline{\text{BUSAK}} = 0$ ), the output buffers for AD0 to AD15, A0 to A23 and bus control signals ( $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{HWR}}$ ,  $\overline{\text{R}}/\overline{\text{W}}$ ,  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ) are disabled and placed in high-impedance state. On-chip programmable pull-up resistors are, however, still active. Whether these resistors are enabled can be selected only when the pin is used in input mode. Table 3.5.5 shows the status of pins when the bus is relinquished.

| Din Nama                                                                                                                  | Status                                              |                                                                                                                              |  |  |  |  |  |
|---------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Finitianie                                                                                                                | Port Mode                                           | Function Mode                                                                                                                |  |  |  |  |  |
| P00 to P07<br>(AD0 to AD7)<br>P10 to P17<br>(AD8 to AD15/<br>A8 to A15)                                                   | Not changed<br>(Not placed in high-impedance state) | Placed in high-impedance state                                                                                               |  |  |  |  |  |
| P20 to P27<br>(A16 to A23)                                                                                                | Not changed<br>(Not placed in high-impedance state) | Output buffer disabled (after the pin is driven high)                                                                        |  |  |  |  |  |
| P30 ( RD )<br>P31 ( WR )                                                                                                  | Not changed<br>(Not placed in high-impedance state) | Output buffer disabled (after the pin is driven high)                                                                        |  |  |  |  |  |
| P32 ( <del>HWR</del> )<br>P37                                                                                             | Not changed<br>(Not placed in high-impedance state) | Output buffer disabled. The on-chip pull-up resistor is<br>enabled regardless of the value contained in the<br>output latch. |  |  |  |  |  |
| P36 (R/ \overline{W})<br>P40 ( \overline{CS0})<br>P41 ( \overline{CS1})<br>P42 ( \overline{CS2})<br>P43 ( \overline{CS3}) | Not changed<br>(Not placed in high-impedance state) | Output buffer disabled. The on-chip pull-up resistor is<br>enabled regardless of the value contained in the<br>output latch. |  |  |  |  |  |

Table 3.5.5 Pin Status when the Bus is Relinquished

Figure 3.5.1 shows an example external interface for the above signals when the bus relinquish function is used.

When the bus is relinquished, the on-chip memory and peripherals cannot be accessed but the on-chip peripherals continue operation, so that the watchdog timer (WDT) keeps counting. The period for which the bus is relinquished must be taken into account to set the WDT time-out period when using the bus relinquish function.





A circuit as shown above is required when an external pull-up resistor is connected to fix a signal level with the bus relinquished.

Upon reset, P30 ( $\overline{\text{RD}}$ ) and P31 ( $\overline{\text{WR}}$ ) are output pins while P40 to P43 ( $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$ ), P32 ( $\overline{\text{HWR}}$ ), P36 ( $\overline{\text{R/W}}$ ) and P35 ( $\overline{\text{BUSAK}}$ ) are input pins with pull-up resistors enabled.

# 3.5.1 Port 0 (P00 to P07)

Eight port 0 pins function as either discrete general-purpose I/O pins or the AD[0:7] bits of the address/data bus. The P0CR register controls the direction of the port 0 pins. Upon reset, the P0CR register bits are cleared, configuring all port 0 pins as inputs.

During external memory accesses, port 0 pins are automatically configured as AD[0:7], with the POCR register bits all cleared.



Figure3.5.2 Port 0

# 3.5.2 Port 1 (P10 to P17)

Eight port 1 pins can be individually programmed to function as discrete general-purpose I/O pins, the AD[8:15] bits of the address/data bus or the A[8:15] bits of the address bus. The P1CR and P1FC registers select the direction and function of the port 1 pins. Upon reset, the output latch (P1) is cleared, and the P1CR and P1FC register bits are cleared to all 0s, configuring all port 1 pins as input port pins.



Figure3.5.3 Port 1

|              |                           |                                                                       |                       | Port          | 0 Registe                                     | er               |               |              |                                   |  |  |
|--------------|---------------------------|-----------------------------------------------------------------------|-----------------------|---------------|-----------------------------------------------|------------------|---------------|--------------|-----------------------------------|--|--|
|              |                           | 7                                                                     | 6                     | 5             | 4                                             | 3                | 2             | 1            | 0                                 |  |  |
| P0           | Bit symbol                | P07                                                                   | P06                   | P05           | P04                                           | P03              | P02           | P01          | P00                               |  |  |
| (0000H)      | Read/Write                |                                                                       |                       |               | R                                             | /W               |               |              |                                   |  |  |
|              | Reset value               | et value Data from external port (Output latch register is undefined) |                       |               |                                               |                  |               |              |                                   |  |  |
|              |                           |                                                                       |                       | Port 0 C      | ontrol Reg                                    | gister           |               |              |                                   |  |  |
|              |                           | 7                                                                     | 6                     | 5             | 4                                             | 3                | 2             | 1            | 0                                 |  |  |
| P0CR         | Bit symbol                | P07C                                                                  | P06C                  | P05C          | P04C                                          | P03C             | P02C          | P01C         | P00C                              |  |  |
| 0002H)       | Read/Write                |                                                                       |                       |               | ١                                             | N                |               |              |                                   |  |  |
|              | Reset value               | 0                                                                     | 0                     | 0             | 0                                             | 0                | 0             | 0            | 0                                 |  |  |
|              | Function                  | 0: Input 1: 0                                                         | Dutput (Func          | tions as AD7  | to AD0 durin                                  | g external me    | mory acces    | ses, with a  | all bits cleared.)                |  |  |
|              |                           |                                                                       |                       |               | •                                             |                  |               |              |                                   |  |  |
|              |                           |                                                                       |                       |               |                                               |                  |               |              |                                   |  |  |
|              |                           |                                                                       |                       |               |                                               |                  | → F           | Port 0 dired | ction settings                    |  |  |
|              |                           |                                                                       |                       |               |                                               |                  |               | 0 Input      | port                              |  |  |
|              |                           |                                                                       |                       |               |                                               |                  |               | 1 Outp       | ut port                           |  |  |
|              |                           |                                                                       |                       |               |                                               |                  |               |              |                                   |  |  |
|              |                           |                                                                       |                       | Port          | 1 Registe                                     | ۶r               |               |              |                                   |  |  |
|              |                           | 7                                                                     | 6                     | 5             | 4                                             | 3                | 2             | 1            | 0                                 |  |  |
| 1            | Bit symbol                | P17                                                                   | P16                   | P15           | P14                                           | P13              | <br>P12       | P11          | P10                               |  |  |
| 001H)        | Read/Write                |                                                                       |                       | 1.10          | R                                             | /W               |               |              |                                   |  |  |
|              | Reset value               |                                                                       | Data                  | from externa  | al port (Outpi                                | ut latch registe | er is cleared | l to 0)      |                                   |  |  |
|              |                           |                                                                       |                       | Port 1 C      | Control Re                                    | nister           |               | ,            |                                   |  |  |
|              | $\sim$                    | 7                                                                     | 6                     | 5             | 4                                             | 3                | 2             | 1            | 0                                 |  |  |
| 1CP          | Bit symbol                | 7<br>P17C                                                             | 0<br>P16C             | D15C          |                                               | D12C             | 2<br>P12C     | P11C         | P10C                              |  |  |
| 004H)        | Bit Symbol<br>Bood/M/rito | FIIG                                                                  | FIUC                  | FIJC          | F140                                          | N                | F 120         | FIIC         | FIUC                              |  |  |
| ,            | Reset value               | 0                                                                     | 0                     | 0             | 0                                             |                  | 0             | 0            | 0                                 |  |  |
|              | Function                  | 0                                                                     | 0                     | 0             | <pre>c<refer p1ec="" to="">&gt;</refer></pre> |                  |               |              |                                   |  |  |
|              | 1 direction               |                                                                       |                       | Dort 1 E      |                                               |                  |               |              |                                   |  |  |
|              |                           | 7                                                                     | 0                     |               |                                               | gister           | -             | 4            |                                   |  |  |
|              |                           | 1                                                                     | 6                     | 5             | 4                                             | 3                | 2             | 1            | 0                                 |  |  |
| 1FC<br>005H) | Bit symbol                | P17F                                                                  | P16F                  | P15F          | P14F                                          | P13F             | P12F          | P11F         | P10F                              |  |  |
| 00011)       | Read/Write                |                                                                       |                       |               | \<br>                                         |                  |               |              |                                   |  |  |
|              | Reset value               | 0                                                                     | 0                     | 0             | 0                                             | 0                | 0             | 0            | 0                                 |  |  |
|              | Function                  |                                                                       | P1FC/P1               | ICR = 00: Inp | ut, 01: Outpl                                 | ut, 10: AD15 to  | 5 AD8, 11: /  | A15 to A8    |                                   |  |  |
|              |                           |                                                                       |                       |               | •                                             |                  |               |              | ]                                 |  |  |
|              | Note: PUCR,               | PICR, and                                                             | P1FC do<br>dify-write |               |                                               |                  |               |              |                                   |  |  |
|              | operatio                  | on.                                                                   | any write             |               |                                               |                  | → ⊦           | ort 1 func   | tion settings                     |  |  |
|              |                           |                                                                       |                       |               |                                               | P1FC.P1X         | F o           |              | 1                                 |  |  |
|              |                           |                                                                       |                       |               | P1CR                                          | .P1XC            | 0             |              | I                                 |  |  |
|              |                           |                                                                       |                       |               |                                               | 0                | Input por     | t A          | Address/Data bus<br>(AD15 to AD8) |  |  |
|              |                           |                                                                       |                       |               |                                               | 1                | Output p      | ort          | Address bus<br>(A15 to A8)        |  |  |
|              |                           |                                                                       |                       |               | Note:                                         | P1XF and P1      | IXC mean      | bit X in th  | ne P1FC and P1                    |  |  |
|              |                           |                                                                       |                       |               |                                               | registers resp   | ectively      |              |                                   |  |  |
|              |                           |                                                                       |                       |               |                                               | giotor 0 100p    | courory.      |              |                                   |  |  |

Figure 3.5.4 Port 0 and 1 Registers

# 3.5.3 Port 2 (P20 to P27)

Eight port 2 pins can be individually programmed to function as discrete general-purpose I/O pins, the A[0:7] bits of the address bus or the A[16:23] bits of the address bus. The P2CR and P2FC registers select the direction and function of the port 2 pins. Upon reset, the output latch (P2) is cleared, and the P2CR and P2FC register bits are cleared to all 0s, configuring all port 2 pins as input port pins.





|                         | Port 2 Register |               |                                                             |               |               |                |               |          |      |  |  |
|-------------------------|-----------------|---------------|-------------------------------------------------------------|---------------|---------------|----------------|---------------|----------|------|--|--|
|                         |                 | 7             | 6                                                           | 5             | 4             | 3              | 2             | 1        | 0    |  |  |
| P2<br>(0006H)           | Bit symbol      | P27           | P26                                                         | P25           | P24           | P23            | P22           | P21      | P20  |  |  |
|                         | Read/Write      |               | R/W                                                         |               |               |                |               |          |      |  |  |
|                         | Reset value     |               | Data from external port (Output latch register is set to 1) |               |               |                |               |          |      |  |  |
| Port 2 Control Register |                 |               |                                                             |               |               |                |               |          |      |  |  |
| P2CR<br>(0008H)         |                 | 7             | 6                                                           | 5             | 4             | 3              | 2             | 1        | 0    |  |  |
|                         | Bit symbol      | P27C          | P26C                                                        | P25C          | P24C          | P23C           | P22C          | P21C     | P20C |  |  |
|                         | Read/Write      | W             |                                                             |               |               |                |               |          |      |  |  |
|                         | Reset value     | 0             | 0                                                           | 0             | 0             | 0              | 0             | 0        | 0    |  |  |
|                         | Function        | Refer to P2FC |                                                             |               |               |                |               |          |      |  |  |
|                         |                 |               |                                                             | Port 2 F      | unction Re    | gister         |               |          |      |  |  |
|                         |                 | 7             | 6                                                           | 5             | 4             | 3              | 2             | 1        | 0    |  |  |
| P2FC                    | Bit symbol      | P27F          | P26F                                                        | P25F          | P24F          | P23F           | P22F          | P21F     | P20F |  |  |
| (0009H)                 | Read/Write      |               |                                                             |               | V             | V              |               |          |      |  |  |
|                         | Reset value     | 0             | 0                                                           | 0             | 0             | 0              | 0             | 0        | 0    |  |  |
|                         | Function        |               | P2FC/F                                                      | P2CR = 00: Ir | nput, 01: Out | put, 10: A7 to | o A0, 11: A23 | 3 to A16 |      |  |  |
|                         |                 |               |                                                             |               | •             |                |               |          |      |  |  |

Note: P2CR and P2FC do not support read-modify-write operation.

→ Port 2 function settings

| P2FC.P2XF<br>P2CR.P2XC | 0           | 1                           |
|------------------------|-------------|-----------------------------|
| 0                      | Input port  | Address bus<br>(A7 to A0)   |
| 1                      | Output port | Address bus<br>(A23 to A16) |

P2XF and P2XC mean bit X in the P2FC and P2CR Note: registers respectively.

> When using the pin as address bus A23 to A16, set the P2CR before setting the P2FC.

Figure 3.5.6 Port 2 Registers

# 3.5.4 Port 3 (P30 to P37)

Eight port 3 pins can be individually programmed to function as either discrete general-purpose I/O pins or CPU control/status pins. In either case, P30 and P31 are output-only pins.

The P3CR and P3FC registers select the direction and function of the port 3 pins. Upon reset, the P3CR and P3FC register bits are cleared, configuring P30 and P31 as output port pins and P32 to P37 as input port pins with pull-up enabled. (Bits 0 and 1 in the P3CR and bits 3 and 7 in the P3FC are unused.) Upon reset, the output latch (P3) is set to all 1s; so logic 1 appears on P30 and P31.

When P30 is configured as  $\overline{\text{RD}}$  (P3FC.P30F = 1), the read strobe signal is activated only when external address space is accessed, if the P30 bit of the output latch is set to 1 (Default). Clearing P30 to 0 enables the read strobe signal to be also activated when on-chip address space is accessed. This feature is provided for accessing pseudo static RAM.



Figure 3.5.7 Port 3 (P30, P31, P32, P35, P36, P37)





1 Output port

|                         |             | 7    | 6                            | 5             | 4             | 3                | 2    | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0                               |  |
|-------------------------|-------------|------|------------------------------|---------------|---------------|------------------|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|--|
| P3                      | Bit symbol  | P37  | P36                          | P35           | P34           | P33              | P32  | P31                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | P30                             |  |
| 0007H)                  | Read/Write  |      |                              |               | R/            | W                |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
|                         | Reset value | Da   | ita from exter               | nal port (Out | put latch reg | jister is set to | o 1) | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 1                               |  |
|                         | Function    |      | 0 (Output lat<br>1 (Output l | l<br>ed       |               | _                |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
| Port 3 Control Register |             |      |                              |               |               |                  |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
|                         |             | 7    | 6                            | 5             | 4             | 3                | 2    | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0                               |  |
| P3CR                    | Bit symbol  | P37C | P36C                         | P35C          | P34C          | P33C             | P32C |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
| 000AH)                  | Read/Write  |      |                              | V             | V             |                  |      | /                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                 |  |
|                         | Reset value | 0    | 0                            | 0             | 0             | 0                | 0    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
|                         | Function    |      | 0:                           |               |               |                  |      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                 |  |
|                         | I           |      |                              | (             |               |                  |      | Provide the second seco | ort 3 direction s<br>Input port |  |

#### Port 3 Register

Port 3 Function Register 7 6 5 4 3 2 1 0 Bit symbol P36F P35F P34F P32F P31F P30F P3FC (000BH) Read/Write W W Reset value 0 0 0 0 0 0 0 Function Must be 0: Port 0: Port 0: Port 0: Port 0: Port 0: Port written as 1: R/ W 1: BUSAK 1: BUSRQ 1: HWR 1: WR 1: RD "0". P30 (RD) function settings P30 0 1 BUSRQ settings P30F P3FC.P34F 1 Output a "1". 0 Output a "0". P3CR.P34C 0 Always assert Assert RD only 1 RD (for pseudo during external BUSAK settings SRAM). accesses. P3FC.P35F 1 P3CR.P35C 1 P31 ( WR ) function settings P31 R/W settings 0 1 P3FC.P36F P31F 1 P3CR.P36C 1 0 Output a "0". Output a "1". Assert WR only during Note 1: P3CR and P3FC do not support read-modify-write operation. 1 external accesses. Note 2: When a port 3 pin is used in input mode, the P3 register controls the

- Note 2: When a port 3 pin is used in input mode, the P3 register controls the on-chip pull-up resistor. A read-modify-write instruction cannot be executed if at least one pin of port 3 is placed in input mode. A read-modify-write instruction may modify the on-chip pull-up setting for an input pin depending on the current pin status.
- Note 3: When the P33/WAIT pin is used as the WAIT pin, the P3CR.P33C bit must be cleared and the BnW[2:0] bits (Bits 3 to 1 of the chip select/wait control register) must be set to 010.

Figure 3.5.9 Port 3 Registers

→ HWR settings P3FC.P32F 1 P3CR.P32C 1

## 3.5.5 Port 4 (P40 to P43)

Four port 4 pins can be individually programmed to function as either discrete general-purpose I/O pins or programmable chip select ( $\overline{CS0}$  to  $\overline{CS3}$ ) pins. The P4CR and P4FC registers select the direction and function of the port 4 pins. Upon reset, the output latch (P4) is set to all 1s and the P4CR and P4FC register bits are cleared, configuring all the port 4 pins as input port pins having internal pull-up resistors.



Figure 3.5.10 Port 4

| Port 4 Register                                                                                                                                       |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
|                                                                                                                                                       | 7                                                                                                                                                                                                                                                                                                                           | 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |  |
| Bit symbol                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | P43                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | P42                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | P41                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | P40                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |  |  |  |  |
| Read/Write                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | R/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
| Reset value                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Data from external port<br>(Output latch register is set to 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
| Function                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0 (Output la<br>1 (Output la                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | tch register):<br>tch register):                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Pull-up resis<br>Pull-up resi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | stor disabled stor enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |  |  |  |  |
|                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Port 4 C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Control Reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | gister                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
|                                                                                                                                                       | 7                                                                                                                                                                                                                                                                                                                           | 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |  |
| Bit symbol                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | P43C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | P42C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | P41C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | P40C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| Read/Write                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | ٧                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
| Reset value                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             | /                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |  |
| Function                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 1: Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | put                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
|                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Port 4 Fu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | unction Re                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | egister                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0<br>1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Input port<br>Output port                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |  |  |  |  |
|                                                                                                                                                       | 7                                                                                                                                                                                                                                                                                                                           | 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |  |
| Bit symbol                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | P43F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | P42F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | P41F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | P40F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |  |  |  |  |
| Read/Write                                                                                                                                            |                                                                                                                                                                                                                                                                                                                             | /                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | ٧                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
| Reset value                                                                                                                                           |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |  |  |  |  |
| Function                                                                                                                                              |                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0: Port                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 1: <del>C</del> S                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
| Note 1: P4CR<br>operation<br>Note 2: When a<br>controls<br>instructive<br>is place<br>may modepend<br>Note 3: To outp<br>corresp<br>and the<br>(P4CR) | and P4FC<br>on.<br>port 4 pin is<br>the on-chip<br>ion cannot be<br>d in input m<br>odify the on-<br>ing on the cu<br>ut chip select<br>onding bits<br>n set the cor<br>to 1.                                                                                                                                               | ao not su<br>s used in inp<br>pull-up resis<br>e executed if<br>node. A read<br>chip pull-up<br>urrent pin sta<br>ct signals (C<br>in the function<br>responding b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | $ \begin{array}{c} 0 \\ 1 \\ \end{array} \\ 0 \\ 1 \\ \end{array} \\ 0 \\ 1 \\ \end{array} $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Port (P40)<br>CS0<br>Port (P41)<br>CS1<br>Port (P42)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |  |  |  |  |
|                                                                                                                                                       | Bit symbol<br>Read/Write<br>Reset value<br>Function<br>Bit symbol<br>Read/Write<br>Reset value<br>Function<br>Bit symbol<br>Read/Write<br>Reset value<br>Function<br>Note 1: P4CR<br>operatio<br>Note 2: When a<br>controls<br>instructi<br>is place<br>may mo<br>depend<br>Note 3: To outp<br>corresp<br>and the<br>(P4CR) | 7         Bit symbol         Read/Write         Reset value         Function         7         Bit symbol         Read/Write         Reset value         Function         7         Bit symbol         Read/Write         Function         7         Bit symbol         Read/Write         Reset value         Function         Note 1: P4CR and P4FC operation.         Note 2: When a port 4 pin is controls the on-chip instruction cannot be is placed in input m may modify the on-depending on the cut so the set on the set of the set o | 7       6         Bit symbol       Read/Write         Reset value       Function         Function       7       6         Bit symbol       Read/Write       Read/Write         Reset value       Function       7         Bit symbol       Read/Write       Reset value         Function       Note 1: P4CR and P4FC do not su operation.         Note 1: P4CR and P4FC do not su operation.       Note 2: When a port 4 pin is used in inp controls the on-chip pull-up resisi instruction cannot be executed if is placed in input mode. A read may modify the on-chip pull-up resisi not corresponding bits in the function and then set the corresponding to the set of the | Port<br>7 6 5<br>Bit symbol<br>Read/Write<br>Reset value<br>Function<br>Port 4 C<br>7 6 5<br>Bit symbol<br>Read/Write<br>Reset value<br>Function<br>Port 4 Fu<br>Function<br>Port 4 Fu<br>A<br>Reset value<br>Function<br>Port 4 Fu<br>A<br>Reset value<br>Function<br>Note 1: P4CR and P4FC do not support read-roperation.<br>Note 1: P4CR and P4FC do not support read-roperation.<br>Note 2: When a port 4 pin is used in input mode, the<br>controls the on-chip pull-up resistor. A read-roinstruction cannot be executed if at least one<br>is placed in input mode. A read-modify-write<br>may modify the on-chip pull-up setting for a<br>depending on the current pin status.<br>Note 3: To output chip select signals (CSO to CS3),<br>corresponding bits in the function register (<br>and then set the corresponding bits in the corr | Port 4 Register         Bit symbol         Read/Write         Reset value         Function         Port 4 Control Register         T       6         Function         Port 4 Control Register         Bit symbol         Read/Write         Reset value         Function         Port 4 Function Register         Bit symbol         Read/Write         Reset value         Function         Note 1: P4CR and P4FC do not support read-modify-write operation.         Note 2: When a port 4 pin is used in input mode, the P4 register controls the on-chip pull-up resistor. A read-modify-write instruction may modify the on-chip pull-up setting for an input pin depending on the current pin status.         Note 3: To output chip select signals ( CS0 to CS3), first set the corresponding bits in the function register (P4FC) to 1 and then set the corresponding bits in the control register (P4FC) to 1 | Port 4 Register         it symbol       P43         Read/Write       P43         Reset value       (Output la 1 (Output la 2 (Output la 1 (Output la 2 (Outp | Port 4 Register         T       6       5       4       3       2         Bit symbol       P43       P42       Read/Write       Ro         Read/Write       Data from e       (Output latch register):       0 (Output latch register):         Function       0       0 (Output latch register):       1 (Output latch register):         Port 4 Control Register       0       0       Quput latch register):         Read/Write       P43       P42       Read/Write         Read/Write       0       0       0         Read/Write       0       0       0         Function       0: Input       0       0         Read/Write       0       0       0         Read/Write       0       0       0         Function       0: Input       0       0         Read/Write       Read/Write       0       0         Read/Write       P43F       P42F <tr< td=""><td>Port 4 Register         T       6       5       4       3       2       1         Bit symbol       P43       P42       P41       Read/Write       R/W         Read/Write       R/W       Reset value       Output latch register): Pull-up resist       0 (Output latch register): Pull-up resist       1 (Output latch register): Pull-up resist         Function       7       6       5       4       3       2       1         Bort 4 Control Register         Ort 4 Control Register         A       1         Bort 4 Control Register         O       0       0       0         Read/Write       W         Reset value       0       0       0       0         Fort 4 Function Register         Ott 4 Function Register         Note 1: P4CR and P4FC do not support read-modify-write instruction cannot be executed if</td></tr<> | Port 4 Register         T       6       5       4       3       2       1         Bit symbol       P43       P42       P41       Read/Write       R/W         Read/Write       R/W       Reset value       Output latch register): Pull-up resist       0 (Output latch register): Pull-up resist       1 (Output latch register): Pull-up resist         Function       7       6       5       4       3       2       1         Bort 4 Control Register         Ort 4 Control Register         A       1         Bort 4 Control Register         O       0       0       0         Read/Write       W         Reset value       0       0       0       0         Fort 4 Function Register         Ott 4 Function Register         Note 1: P4CR and P4FC do not support read-modify-write instruction cannot be executed if |  |  |  |  |

Figure 3.5.11 Port 4 Registers

## 3.5.6 Port 5 (P50 to P57)

Eight port 5 pins are input-only pins shared with the analog input pins of the AD converter (ADC) as well as KWI input pins. P53 is also shared with the AD trigger input pin.



#### Figure 3.5.12 Port 5

|               |             | Port 5 Register |                         |     |     |     |     |     |     |  |  |  |
|---------------|-------------|-----------------|-------------------------|-----|-----|-----|-----|-----|-----|--|--|--|
|               |             | 7               | 6                       | 5   | 4   | 3   | 2   | 1   | 0   |  |  |  |
| P5<br>(000DH) | Bit symbol  | P57             | P56                     | P55 | P54 | P53 | P52 | P51 | P50 |  |  |  |
|               | Read/Write  | R               |                         |     |     |     |     |     |     |  |  |  |
|               | Reset value |                 | Data from external port |     |     |     |     |     |     |  |  |  |

Figure 3.5.13 Port 5 Register

- Note 1: The AD converter mode register (ADMOD1) is used to select an AD converter input channel(s) and to enable the AD trigger input for P53.
- Note 2: The KWI control register (KWIC) is used to select a KWI input channel(s) and to enable the KWI input.

# 3.5.7 Port 6 (P60 to P66)

Seven port 6 pins can be individually programmed to function as either discrete general-purpose I/O pins or serial bus interface (SBI) pins. Upon reset, the output latch (P6) is set to all 1s and all port 6 pins are configured as input port pins.

Setting the P6FC register bits configures the corresponding port 6 pins for dedicated functions.

A reset clears all the P6CR and P6FC register bits, configuring all port 6 pins as input port pins; P61 and P62 have an internal pull-up resistor.

#### (1) P60 (SCK0)

P60 can be programmed to function as a general-purpose I/O pin or an SCK0 clock input or output pin for the serial bus interface in SIO mode.



Figure 3.5.14 Port 6 (P60)

## (2) P61 (SO0/SDA0)

P61 can be programmed to function as a general-purpose I/O pin, an SDA0 data input pin for the serial bus interface in I<sup>2</sup>C bus mode, or an SO0 data output pin for the serial bus interface in SIO mode. P61 is configurable as an open-drain output and has a programmable pull-up resistor.

When P61 is used as an open-drain output and does not require a pull-up resistor, the pull-up resistor can be disconnected by clearing the PUP.PUP61 register bit to 0.



Figure 3.5.15 Port 6 (P61)

## (3) P62 (SI0/SCL0)

P62 can be programmed to function as a general-purpose I/O pin, an SIO data input pin for the serial bus interface in SIO mode, or an SCLO clock input or output pin for the serial bus interface in I<sup>2</sup>C bus mode. P62 is configurable as an open-drain output and has a programmable pull-up resistor.

When P62 is used as an open-drain output and does not require a pull-up resistor, the pull-up resistor can be disabled by clearing the PUP.PUP62 register bit to 0.



Figure 3.5.16 Port 6 (P62)

# (4) P63 (INT0)

P63 can be programmed to function as a general-purpose I/O pin or an external interrupt request pin (INT0).



Figure 3.5.17 Port 6 (P63)

## (5) P64 (SCOUT)

P64 can be programmed to function as a general-purpose I/O pin or a system clock output (SCOUT) pin.



Figure 3.5.18 Port 6 (P64)

(6) P65 and P66

P65 and P66 function as general-purpose I/O pins.



Figure 3.5.19 Port 6 (P65, P66)

| Bit symbol         7         6         5         4         3         2         1         0           12H)         Read/Wirle         P66         P65         P63         P63         P61         P60         P60           Reset value         Data from external port (Output latch register)         Is (Output latch r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             | Por          | t 6 Registe       | er                 |         |                |                 |                           |  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|--------------------------------------------------------------|----------|-------------------------------------------------------------|--------------|-------------------|--------------------|---------|----------------|-----------------|---------------------------|--|
| Bit symbol         P66         P63         P62         P61         P60           Read/Write         RW         RW<                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                          |                                                              | 7        | 6                                                           | 5            | 4                 | 3                  | 2       | 1              | 0               | ]                         |  |
| Item       Rw         Read/Write       Data from external por (Output latch register)         Punction       0 (Output latch register)         Punction       Port 6 Control Register         Port 6 Control Register       1 (Output latch register)         Puttor       Peisco Pe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 5                                                                                        | Bit symbol                                                   |          | P66                                                         | P65          | P64               | P63                | P62     | P61            | P60             | 1                         |  |
| Reset value       Data from external port (Output latch register is set to 1)         Function       0 (Output latch register is set to 1)         Pull-to presistor disabled<br>1 (Output latch register)         Port 6 Control Register         Register is set to 1)         Port 6 Control Register         Bit symbol       7       6       5       Peac                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 012H)                                                                                    | Read/Write                                                   |          | R/W                                                         |              |                   |                    |         |                |                 |                           |  |
| Function       0 (Output latch register)<br>:Pull-up resistor disabled<br>1 (Output latch register)<br>:Pull-up resistor enabled         CR       Bit symbol       P66C       P65C       P64C       P63C       P62C       P61C       P60C         Bit symbol       0       0       0       0       0       0       0       0         CR       Bit symbol       0       0       0       0       0       0       0       0       0         Read/Write       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0<                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                          | Reset value                                                  |          | Data from external port (Output latch register is set to 1) |              |                   |                    |         |                |                 |                           |  |
| Poilt-up resistor disabled<br>1 (Output latch register)         Poilt-up resistor enabled         Poilt-u                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                          | Function                                                     |          | 0 (Output latch register)                                   |              |                   |                    |         |                |                 |                           |  |
| I (Output latch register)         Port 6 Control Register         Bit symbol       P66C       P65C       P64C       P63C       P61C       P60C         ReadWrite       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0       0         Port 6 direction settings       0       0       0       0       0       0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                          |                                                              |          | :Pull-up resistor disa                                      |              |                   |                    |         |                |                 |                           |  |
| Port 6 Control Register         Port 6 Control Register         Bit symbol       7       6       5       4       3       2       1       0         Read/Write       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                          |                                                              |          | 1 (Output latch re                                          |              |                   |                    |         | atch register) | _               |                           |  |
| Port 6 Control Register         CR       T       6       5       4       3       2       1       0         Read/Wite       W         Reset value       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0 <th cols<="" td=""><td></td><td></td><td></td><td></td><td colspan="6">: Pull-up resiste</td><td></td></th>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | <td></td> <td></td> <td></td> <td></td> <td colspan="6">: Pull-up resiste</td> <td></td> |                                                              |          |                                                             |              | : Pull-up resiste |                    |         |                |                 |                           |  |
| CR<br>Bit symbol<br>P66C<br>P66C<br>P66C<br>P66C<br>P66C<br>P64C<br>P63C<br>P62C<br>P62C<br>P62C<br>P61C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P60C<br>P00<br>Port 6 direction settings<br>0<br>Input port<br>1 Output port<br>1 SCOUT<br>1: SCOUT<br>0 O O O O O O O<br>0 O O O<br>0 O O O<br>0 O O<br>0 O O<br>0 O O<br>0 O O<br>0 O<br>0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                          |                                                              |          |                                                             | Port 6 (     | Control Re        | gister             |         |                |                 |                           |  |
| Bit symbol       P66C       P65C       P64C       P63C       P62C       P61C       P60C         Read/Write       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0<                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                          |                                                              | 7        | 6                                                           | 5            | 4                 | 3                  | 2       | 1              | 0               |                           |  |
| 14H)       Read/Write       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       <                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | CR                                                                                       | Bit symbol                                                   |          | P66C                                                        | P65C         | P64C              | P63C               | P62C    | P61C           | P60C            | 1                         |  |
| Reset value       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0 <th0< th=""> <th0< td=""><td>)14H)</td><td>Read/Write</td><td></td><td></td><td>•</td><td>•</td><td>W</td><td>•</td><td></td><td>•</td><td>1</td></th0<></th0<>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | )14H)                                                                                    | Read/Write                                                   |          |                                                             | •            | •                 | W                  | •       |                | •               | 1                         |  |
| Punction<br>Port 6 direction settings<br>0 Input port<br>1 Output port<br>1 Output port<br>0 Secto output settings for<br>P6FC.P60F<br>P6CR.P63C<br>P6CR.P63C<br>P6CR.P63C<br>P6CR.P63C<br>P6CR.P63C<br>P6CR.P63C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          | Reset value                                                  |          | 0                                                           | 0            | 0                 | 0                  | 0       | 0              | 0               |                           |  |
| e 1: P6CR and P6FC do not support read-modify-write<br>operation.<br>e 2: When a port 6 jn is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. The P6 register<br>may modify the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. The P6 register<br>may modify the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. The P6 register<br>P6FC.P60F<br>P6CR.P60C<br>is placed in input mode. The P6 register<br>P6FC.P60F<br>P6CR.P61C<br>P6CR.P62F<br>P6CR.P62F<br>P6CR.P62F<br>P6CR.P63C<br>is placed in input mode. The P6 register<br>p6FC.P63F<br>P6CR.P63C<br>is placed in input mode. The provide instruction and input pin depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                          | Function                                                     |          |                                                             | 1            | 0: Inp            | 0: Input 1: Output |         |                |                 | -                         |  |
| Port 6 direction settings<br>0 input port<br>1 Output port<br>1 Output port<br>1 Output port<br>1 Output port<br>Port 6 Function Register<br>FC<br>15H) Read/Write<br>Read/Write<br>Reset value<br>0 0 0 0 0 0 0<br>1 SCOUT<br>1 SCL0<br>1 |                                                                                          |                                                              |          |                                                             |              | •                 |                    |         |                |                 | 3                         |  |
| E       We appendix the on-chip pull-up resistor. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be executed if at least one pin of port 6 is placed in input mode. A read-modify-write instruction cannot be execut                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | → Port 6 di    | raction sattiv  | nas                       |  |
| PCC<br>1 Output port<br>Port 6 Function Register<br>FCC<br>15H)<br>Total Symbol<br>Total Symbol<br>Port 6 Function Register<br>People People                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 |                           |  |
| Port 6 Function Register<br>FC<br>15H<br>Total Total T                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | 1 Outr         |                 |                           |  |
| Port 6 Function Register         FC         Bit symbol       7       6       5       4       3       2       1       0         Read/Write       P64F       P63F       P62F       P61F       P60F         Read/Write       W       W       W       W       W       W       W         Reset value       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | 1 Out          |                 |                           |  |
| FC<br>Bit symbol<br>T<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read/Write<br>Read-modify-write<br>I: SCAO<br>Output settings for<br>PGFC.P60F<br>PGCR.P60C<br>SCL0 output settings for<br>PGFC.P63F<br>PGCR.P63C<br>SCOUT output settings for<br>PGFC.P63F<br>PGCR.P63C<br>SCOUT output settings for<br>PGFC.P63F<br>PGCR.P63C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                          |                                                              |          |                                                             | Port 6 F     | unction Re        | egister            |         |                |                 |                           |  |
| FC<br>15H)       Bit symbol       P64F       P63F       P62F       P61F       P60F         Read/Write       W       W       W       W       W       W       W         Reset value       0       0       0       0       0       0       0         Function       0: Port       0: Port <td< td=""><td></td><td></td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>]</td></td<>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                          |                                                              | 7        | 6                                                           | 5            | 4                 | 3                  | 2       | 1              | 0               | ]                         |  |
| Read/Write       W       W       W       W       W       W         Reset value       0       0       0       0       0       0         Function       0: Port                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 6FC                                                                                      | Bit symbol                                                   |          |                                                             |              | P64F              | P63F               | P62F    | P61F           | P60F            |                           |  |
| Reset value       0       0       0       0       0       0         Function       0: Port       0:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | )15H)                                                                                    | Read/Write                                                   |          |                                                             |              | W                 | W                  | W       | W              | W               |                           |  |
| Function       0: Port       1: SCL0       0: Port       1: SCK0         input       output       0: Port       1: SCL0       0: Port       1: SCK0       0: Port       1: SCK0         input       0: Port       1: NTO       0: Port       1: SCL0       0: Port       1: SCK0         output       0: Port       1: SCL0       0: Port       1: SCK0       0: Port       1: SCK0         output       0: Port       0: Port       1: SCL0       0: Port       1: SCK0       0: Port       1: SCK0         output       0: Port       0: Port       0: Port       0: Port       1: SCL0       0: Port       1: SCK0         output       0: Port       0: Port       0: Port       0: Port       0: Port       1: SCK0         is placed in input mode. A read-modify-write       instruction cannot be executed if at least one pin of port 6       is placed in input mode. A read-modify-write instruction       SDA0/S00 output settings for       P6FC.P60F       P6CR.P61C         SCL0 output settings for       P6FC.P62F       P6CR.F62C       P6CR.F62C       NT0 input settings for         P6FC.P63F       P6CR.P64F       P6CR.P64F       P6FC.P64F <td rowspan="4"></td> <td>Reset value</td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td></td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                          | Reset value                                                  |          |                                                             |              | 0                 | 0                  | 0       | 0              | 0               |                           |  |
| te 1: P6CR and P6FC do not support read-modify-write<br>operation.<br>te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          | Function                                                     |          |                                                             |              | 0: Port           | 0: Port            | 0: Port | 0: Port        | 0: Port         |                           |  |
| te 1: P6CR and P6FC do not support read-modify-write<br>operation.<br>te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          |                                                              |          |                                                             |              | 1: SCOUT          | 1: INT0            | 1: SCL0 | 1: SDA0/SO0    | 1: SCK0         |                           |  |
| te 1: P6CR and P6FC do not support read-modify-write<br>operation.<br>te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          |                                                              |          |                                                             |              | output            | input              | output  | output         | output          |                           |  |
| te 1: P6CR and P6FC do not support read-modify-write<br>operation.<br>te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 |                           |  |
| te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.<br>P6FC.P61F<br>P6CR.P61C<br>SCL0 output settings for<br>P6FC.P62F<br>P6CR.KF62C<br>NT0 input settings for<br>P6FC.P63F<br>P6CR.P63C<br>SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | to 1.                                                                                    | PECP and P                                                   | SEC do n | ot support                                                  | read-modify- | write             |                    |         |                |                 | for                       |  |
| te 2: When a port 6 pin is used in input mode, the P6 register<br>controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | IC 1.                                                                                    | operation.                                                   |          |                                                             |              |                   |                    |         |                |                 |                           |  |
| controls the on-chip pull-up resistor. A read-modify-write<br>instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.<br>P6FC.P61F<br>P6CR.P61C<br>SCL0 output settings for<br>P6FC.P62F<br>P6CR.KP62C<br>INT0 input settings for<br>P6FC.P63F<br>P6CR.P63C<br>SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | ote 2:                                                                                   | When a port 6 pin is used in input mode, the P6 register     |          |                                                             |              |                   |                    |         | POF            |                 |                           |  |
| instruction cannot be executed if at least one pin of port 6<br>is placed in input mode. A read-modify-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                          | controls the on-chip pull-up resistor. A read-modify-write   |          |                                                             |              |                   |                    |         | P60            | P6CR.P60C       |                           |  |
| by proceed in higher model. A read-moduly-write instruction<br>may modify the on-chip pull-up setting for an input pin<br>depending on the current pin status.<br>P6FC.P61F<br>P6CR.P61C<br>SCL0 output settings for<br>P6FC.P63F<br>P6CR.P63C<br>SCOUT output settings for<br>P6FC.P63F<br>P6FC.P63F<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                          | Instruction cannot be executed if at least one pin of port 6 |          |                                                             |              |                   |                    |         |                |                 |                           |  |
| depending on the current pin status.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                          | may modify the on-chip pull-up setting for an input pin      |          |                                                             |              |                   |                    |         | > SDAU         |                 |                           |  |
| P6CR.P61C         SCL0 output settings for         P6FC.P62F         P6CR.KP62C         INT0 input settings for         P6FC.P63F         P6CR.P63C         SCOUT output settings for         P6FC.P63F         P6CR.P63C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                          | depending on the current pin status.                         |          |                                                             |              |                   |                    |         | P6F            |                 |                           |  |
| SCL0 output settings for<br>P6FC.P62F<br>P6CR.KP62C<br>INT0 input settings for<br>P6FC.P63F<br>P6CR.P63C<br>SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | P60            | R.P61C          |                           |  |
| SCLO duput settings for<br>P6FC.P62F<br>P6CR.KP62C<br>INTO input settings for<br>P6FC.P63F<br>P6CR.P63C<br>SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                | outout settings | for                       |  |
| P6FC.F62F<br>P6CR.KP62C<br>→ INT0 input settings for<br>P6FC.P63F<br>P6CR.P63C<br>→ SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 | 101 1                     |  |
| → INT0 input settings for<br>P6FC.P63F<br>P6CR.P63C<br>→ SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | POF            |                 | +                         |  |
| ► INTO input settings for<br>P6FC.P63F<br>P6CR.P63C<br>→ SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | P60            | R.KP62C         |                           |  |
| P6FC.P63F<br>P6CR.P63C<br>→ SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 | INTO input settings for P |  |
| P6FC.P63F<br>P6CR.P63C<br>→ SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 |                           |  |
| SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | POF            | D Dead          | +                         |  |
| SCOUT output settings for<br>P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                          |                                                              |          |                                                             |              |                   |                    |         | P6C            | K.P63C          | (                         |  |
| P6FC.P64F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 | s for l                   |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 | , 101 1                   |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                          |                                                              |          |                                                             |              |                   |                    |         |                |                 | +                         |  |

Figure 3.5.20 Port 6 Registers

# 3.5.8 Port 7 (P70 to P75)

Six port 7 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all port 7 pins are configured as input port pins. Alternatively, P70 can be programmed as the clock input (TA0IN) to 8-bit timer 0. P71 and P72 can each be programmed as the timer output (TA1OUT or TA3OUT) from an 8-bit timer. Setting the P7FC register bits configures the corresponding port 7 pins as timer output pins. A reset clears the P7CR and P7FC register bits, configuring all port 7 pins as input port pins having internal pull-up resistors.



Figure 3.5.21 Port 7
|         |                               |                                                                                            |                                                                                                                                                                                        |                                                                                                                                                                                | Port                                                                                                                                                                          | t 7 Registe                                                                                                                                                                | er                                                |                |                                                                                                                                         |                                                                 |         |
|---------|-------------------------------|--------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|----------------|-----------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|---------|
|         |                               | /                                                                                          | 7                                                                                                                                                                                      | 6                                                                                                                                                                              | 5                                                                                                                                                                             | 4                                                                                                                                                                          | 3                                                 | 2              | 1                                                                                                                                       | 0                                                               |         |
| P7      | Bit symb                      | loc                                                                                        |                                                                                                                                                                                        |                                                                                                                                                                                | P75                                                                                                                                                                           | P74                                                                                                                                                                        | P73                                               | P72            | P71                                                                                                                                     | P70                                                             |         |
| (0013H) | Read/W                        | /rite                                                                                      |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            | R                                                 | /W             |                                                                                                                                         |                                                                 |         |
|         | Reset va                      | alue                                                                                       |                                                                                                                                                                                        |                                                                                                                                                                                | Da                                                                                                                                                                            | ta from exter                                                                                                                                                              | nal port (Ou                                      | tput latch reg | jister is set to                                                                                                                        | o 1)                                                            |         |
|         | Function                      | h                                                                                          |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               | 0 (Output lat                                                                                                                                                              | ch register)                                      | : Pull-up resi | stor disabled                                                                                                                           |                                                                 |         |
|         | 1 dilotion                    | •                                                                                          |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               | 1 (Output la                                                                                                                                                               | tch register)                                     | : Pull-up resi | stor enabled                                                                                                                            |                                                                 | l       |
|         |                               |                                                                                            |                                                                                                                                                                                        |                                                                                                                                                                                | Port 7 C                                                                                                                                                                      | Control Reg                                                                                                                                                                | gister                                            |                |                                                                                                                                         |                                                                 |         |
|         |                               | /                                                                                          | 7                                                                                                                                                                                      | 6                                                                                                                                                                              | 5                                                                                                                                                                             | 4                                                                                                                                                                          | 3                                                 | 2              | 1                                                                                                                                       | 0                                                               | 1       |
| P7CR    | Bit symb                      | loc                                                                                        |                                                                                                                                                                                        |                                                                                                                                                                                | P75C                                                                                                                                                                          | P74C                                                                                                                                                                       | P73C                                              | P72C           | P71C                                                                                                                                    | P70C                                                            |         |
| (0016H) | Read/W                        | /rite                                                                                      |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | Ŵ              |                                                                                                                                         |                                                                 |         |
|         | Reset va                      | alue                                                                                       |                                                                                                                                                                                        |                                                                                                                                                                                | 0                                                                                                                                                                             | 0                                                                                                                                                                          | 0                                                 | 0              | 0                                                                                                                                       | 0                                                               |         |
|         | Function                      | า                                                                                          |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               | (                                                                                                                                                                          | ): Input                                          | 1: Outpu       | t                                                                                                                                       |                                                                 |         |
|         | -                             |                                                                                            |                                                                                                                                                                                        |                                                                                                                                                                                | Port 7 Fu                                                                                                                                                                     | unction Re                                                                                                                                                                 | gister                                            |                |                                                                                                                                         |                                                                 |         |
|         |                               |                                                                                            | 7                                                                                                                                                                                      | 6                                                                                                                                                                              | 5                                                                                                                                                                             | 4                                                                                                                                                                          | 3                                                 | 2              | 1                                                                                                                                       | 0                                                               |         |
| P7FC    | Bit symb                      | loc                                                                                        |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | P72F           | P71F                                                                                                                                    |                                                                 |         |
| (0017H) | Read/W                        | /rite                                                                                      | $\geq$                                                                                                                                                                                 |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | ١              | V                                                                                                                                       |                                                                 |         |
|         | Reset va                      | alue                                                                                       |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | 0              | 0                                                                                                                                       |                                                                 |         |
|         | Function                      | า                                                                                          |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | 0: Port        | 0: Port                                                                                                                                 |                                                                 |         |
|         | -                             |                                                                                            |                                                                                                                                                                                        |                                                                                                                                                                                |                                                                                                                                                                               |                                                                                                                                                                            |                                                   | 1: TA3OUT      | 1: TA1OUT                                                                                                                               |                                                                 | i       |
|         | Note 1:<br>Note 2:<br>Note 3: | P7C<br>oper<br>Whe<br>cont<br>instr<br>is pl<br>may<br>depe<br>The<br>selee<br>P70/<br>whe | R and P7F<br>ation.<br>In a port 7 pi<br>rols the on-c<br>uction canno<br>aced in inpu<br>modify the<br>ending on the<br>P70/TA0IN<br>cting the po<br>'TA0IN pin is<br>in the pin is u | FC do not<br>in is used in<br>chip pull-up r<br>ot be execute<br>it mode. A r<br>on-chip pull-<br>e current pin<br>pin does n<br>ort or timer<br>s always dir<br>used as a ger | support rea<br>input mode,<br>esistor. A rea<br>d if at least o<br>ead-modify-w<br>-up setting fo<br>status.<br>ot have a n<br>function. Th<br>ected to 8-bi<br>meral-purpose | ad-modify-wr<br>the P7 regist<br>ad-modify-wr<br>ne pin of por<br>vrite instruction<br>or an input pr<br>register bit f<br>e input to ti<br>it timer 0 eve<br>e input pin. | ite<br>ter<br>t 7<br>on<br>oin<br>for<br>he<br>en |                | <ul> <li>Timer outp</li> <li>P7FC.P7</li> <li>P7CR.P7</li> <li>Timer outp</li> <li>P7FC.P7</li> <li>P7FC.P7</li> <li>P7CR.P7</li> </ul> | put 1 setting<br>1F 1<br>1C 1<br>put 3 settings<br>2F 1<br>2C 1 | for P71 |

Figure 3.5.22 Port 7 Registers

## 3.5.9 Port 8 (P80 to P87)

Eight port 8 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all port 8 pins are configured as input port pins, and the output latch (P8) is set to all 1s. port 8 pins can be programmed as clock inputs to 16-bit timers, timer flip-flop outputs from 16-bit timers, or external interrupt request pins (INT5 through INT8). Setting the P8FC register bits configures the corresponding port 8 pins for dedicated functions. A reset clears the P8CR and P8FC register bits, configuring all port 8 pins as input port pins having internal pull-up resistors.





Figure 3.5.23 Port 8 (P80 to P87)

|                |                   |                               |            | Port          | t 8 Registe     | er             |                 |                               |                 |
|----------------|-------------------|-------------------------------|------------|---------------|-----------------|----------------|-----------------|-------------------------------|-----------------|
|                |                   | 7                             | 6          | 5             | 4               | 3              | 2               | 1                             | 0               |
| 8              | Bit symbol        | P87                           | P86        | P85           | P84             | P83            | P82             | P81                           | P80             |
| 018H)          | Read/Write        |                               |            |               | R/              | Ŵ              |                 |                               |                 |
|                | Reset value       |                               | Da         | ta from exter | nal port (Out   | put latch reg  | ister is set to | o 1)                          |                 |
|                | Europetia e       |                               |            | 0 (Output lat | tch register) : | Pull-up resi   | stor disabled   |                               |                 |
|                | Function          |                               |            | 1 (Output la  | tch register)   | : Pull-up resi | stor enabled    |                               |                 |
|                |                   |                               |            | Port 8 C      | Control Reg     | gister         |                 |                               |                 |
|                |                   | 7                             | 6          | 5             | 4               | 3              | 2               | 1                             | 0               |
| CR             | Bit symbol        | P87C                          | P86C       | P85C          | P84C            | P83C           | P82C            | P81C                          | P80C            |
| 1AH)           | Read/Write        |                               |            |               | V               | V              |                 |                               |                 |
|                | Reset value       | 0                             | 0          | 0             | 0               | 0              | 0               | 0                             | 0               |
|                | Function          |                               |            | 0:            | Input           | 1: Outp        | out             |                               |                 |
|                |                   |                               |            |               |                 |                |                 | 0 Input<br>1 Outpu            | port<br>ut port |
|                |                   |                               |            | Port 8 Fu     | unction Re      | gister         |                 |                               |                 |
|                |                   | 7                             | 6          | 5             | 4               | 3              | 2               | 1                             | 0               |
| 28FC<br>001BH) | Bit symbol        | P87F                          | P86F       | P85F          | P84F            | P83F           | P82F            | P81F                          | P80F            |
|                | Read/Write        | W                             | W          | W             | W               | W              | W               | W                             | W               |
|                | Reset value       | 0                             | 0          | 0             | 0               | 0              | 0               | 0                             | 0               |
|                |                   | 0: Port                       | 0: Port    | 0: Port       | 0: Port         | 0: Port        | 0: Port         | 0: Port                       | 0: Port         |
|                | Function          | 1: TB1OUT1                    | 1: TB1OUT0 | 1: TB1IN1,    | 1: TB1IN1,      | 1: TB0OUT1     | 1: TB0OUT0      | 1: TB0IN1                     | 1: TB0IN0       |
|                |                   |                               |            | INT8 input    | INT7 input      |                |                 | INT6 input                    | INT5 input      |
| ote 1:         | P8CR and P8F      | -C do not                     |            |               |                 |                |                 | <ul> <li>Timer out</li> </ul> | put 4 setting:  |
|                | support read-n    | nodify-write                  |            |               |                 |                |                 | P8FC.P8                       | 2F 1            |
| oto 2.         | operation.        | nin is used i                 |            |               |                 |                |                 | P8CR.P8                       | 32C 1           |
| ie z.          | input mode, the   | e P8 register                 |            |               |                 |                |                 | Timor out                     |                 |
|                | resistor. A read  | d-modify-write                | e          |               |                 |                |                 | P8FC P8                       | 3F 1            |
|                | instruction can   | not be                        |            |               |                 |                |                 | P8CR.P8                       | 3C 1            |
|                | executed if at le | east one pin<br>d in input    | of         |               |                 |                |                 | r oorar e                     |                 |
|                | mode. A read-r    | modify-write                  |            |               |                 |                |                 | Timer out                     | put 6 setting   |
|                | on-chip pull-up   | y modify the<br>setting for a | n          |               |                 |                |                 | P8FC.P8                       | 6F 1            |
|                | input pin deper   | nding on the tus.             |            |               |                 |                |                 | P8CR.P8                       | 86C 1           |
|                |                   |                               |            |               |                 |                |                 | Timer out                     | put 7 settings  |
|                |                   |                               |            |               |                 |                |                 | P8FC.P8                       | 7F 1            |
|                |                   |                               |            |               |                 |                |                 | P8CR.P8                       | 37C 1           |

Figure 3.5.24 Port 8 Registers

## 3.5.10 Port 9 (P90 to P96)

Seven port 9 pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. Upon reset, all port 9 pins are configured as input port pins, and the output latch (P9) is set to all 1s. port 9 pins can be programmed as SIO input or output pins.

Setting the P9FC register bits configures the corresponding port 9 pins for dedicated functions.

A reset clears all the P9CR and P9FC register bits, configuring all port 9 pins as input port pins; P91 and P92 have an internal pull-up resistor.

## (1) P90 (SCK1)

P90 can be programmed to function as a general-purpose I/O pin or an SCK1 clock input or output pin for the serial bus interface in SIO mode.



Figure 3.5.25 Port 9 (P90)

## (2) P91 (SO1/SDA1)

P91 can be programmed to function as a general-purpose I/O pin, an SDA1 data input pin for the serial bus interface in I<sup>2</sup>C bus mode, or an SO1 data output pin for the serial bus interface in SIO mode. P91 is configurable as an open-drain output and has a programmable pull-up resistor.

When P91 is used as an open-drain output and does not require a pull-up resistor, the pull-up resistor can be disabled by clearing the PUP.PUP91 register bit to 0.



Figure 3.5.26 Port 9 (P91)

## (3) P92 (SI1/SCL1)

P92 can be programmed to function as a general-purpose I/O pin, an SI1 data input pin for the serial bus interface in SIO mode, or an SCL1 clock input or output pin for the serial bus interface in I<sup>2</sup>C bus mode. P92 is configurable as an open-drain output and has a programmable pull-up resistor.

When P92 is used as an open-drain output and does not require a pull-up resistor, the pull-up resistor can be disabled by clearing the PUP.PUP92 register bit to 0.



Figure 3.5.27 Port 9 (P92)

## (4) P93 (TXD)

P93 can be programmed to function as a general-purpose I/O pin or a TXD output pin for the SIO channel. P93 is configurable as an open-drain output.



Figure 3.5.28 Port 9 (P93)

## (5) P94 (RXD)

P94 can be programmed to function as a general-purpose I/O pin or an RXD input pin for the SIO channel.



Figure 3.5.29 Port 9 (P94)

## (6) P95 (CTS /SCLK)

P95 can be programmed to function as a general-purpose I/O pin, or an SCLK clock input/output pin or  $\overline{\text{CTS}}$  input pin for the SIO channel.



Figure 3.5.30 Port 9 (P95)

(7) P96

P96 functions as a general-purpose I/O pin.



Figure 3.5.31 Port 9 (P96)

|                                      | /                          | 7 | 6    | 5                  | 4                                                           | 3    | 2             | 1            | 0    |  |  |  |
|--------------------------------------|----------------------------|---|------|--------------------|-------------------------------------------------------------|------|---------------|--------------|------|--|--|--|
| P9                                   | Bit symbol                 |   | P96  | P95                | P94                                                         | P93  | P92           | P91          | P90  |  |  |  |
| (0019H)                              | Read/Write                 |   |      |                    |                                                             | R/W  |               |              |      |  |  |  |
|                                      | Reset value                |   |      | Data from          | Data from external port (Output latch register is set to 1) |      |               |              |      |  |  |  |
| Function – 0 (Output latch register) |                            |   |      |                    |                                                             |      |               | -            |      |  |  |  |
| : Pull-up resistor dis               |                            |   |      |                    |                                                             |      | stor disabled |              |      |  |  |  |
| 1 (Output latch regi                 |                            |   |      |                    |                                                             |      |               | ch register) |      |  |  |  |
|                                      | : Pull-up resistor enabled |   |      |                    |                                                             |      |               |              |      |  |  |  |
| Port 9 Control Register              |                            |   |      |                    |                                                             |      |               |              |      |  |  |  |
|                                      | /                          | 7 | 6    | 5                  | 4                                                           | 3    | 2             | 1            | 0    |  |  |  |
|                                      | Bit symbol                 | / | P96C | P95C               | P94C                                                        | P93C | P92C          | P91C         | P90C |  |  |  |
| (001011)                             | Read/Write                 |   |      |                    |                                                             | W    |               |              |      |  |  |  |
|                                      | Reset value                |   | 0    | 0                  | 0                                                           | 0    | 0             | 0            | 0    |  |  |  |
|                                      | Function                   |   |      | 0: Input 1: Output |                                                             |      |               |              |      |  |  |  |

Т

| FULL & REGISLEL | Port 9 | ) Reg | ister |
|-----------------|--------|-------|-------|
|-----------------|--------|-------|-------|

→ Port 9 direction settings
 0 Input port

| - |             |
|---|-------------|
| 1 | Output port |

|                            |                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                                                                                             |           | 0         |         |                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | _                                      |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|-----------|-----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------|
|                            |                                                                                                                                                                                                                                                                                                                                        | 7                                                                                                                                                                                                                                                                                                                                          | 6                                                                                                                                                                                                                                                                                         | 5                                                                                           | 4         | 3         | 2       | 1                                                                                                                                                                                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                        |
| P9FC                       | Bit symbol                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | P95F                                                                                        |           | P93F      | P92F    | P91F                                                                                                                                                                             | P90F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                        |
| (001DH)                    | Read/Write                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | W                                                                                           |           | W         | W       | W                                                                                                                                                                                | W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 1                                      |
|                            | Reset value                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | 0                                                                                           |           | 0         | 0       | 0                                                                                                                                                                                | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                                        |
|                            | Function                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | 0: Port                                                                                     |           | 0: Port   | 0: Port | 0: Port                                                                                                                                                                          | 0: Port                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                        |
|                            |                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | 1: SCLK                                                                                     |           | 1: TXD    | 1: SCL1 | 1: SDA1/SO1                                                                                                                                                                      | 1: SCK1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                        |
|                            |                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           | output                                                                                      |           |           | output  | output                                                                                                                                                                           | output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | ]                                      |
| Note 1<br>Note 2<br>Note 3 | <ul> <li>P9CR and F<br/>read-modify</li> <li>When a por<br/>the P9 regis<br/>resistor. A re<br/>cannot be e<br/>port 9 is pla<br/>read-modify<br/>the on-chip<br/>depending of</li> <li>To specify th<br/>output, write<br/>the ODE reg<br/>not have a r<br/>or timer funn<br/>P94/RXD pi<br/>as serial rec<br/>used as a g</li> </ul> | P9FC do not<br>-write operative<br>t 9 pin is use<br>ter controls t<br>ead-modify-with<br>xecuted if at<br>ced in input to<br>-write instruct<br>pull-up setting<br>on the current<br>the TXD pin at<br>a 1 to bit1 (for<br>gister. The Per-<br>egister bit for<br>ction. The input<br>n is always do<br>zeive data event<br>eneral-purpor | support<br>ion.<br>d in input mo<br>he on-chip pu<br>rrite instructio<br>least one pir<br>mode. A<br>ction may mo<br>ig for an input<br>t pin status.<br>s an open-dr<br>or the TXD p<br>94/RXD pin co<br>selecting the<br>but to the<br>lirected to the<br>en when the<br>ise input pin. | ode,<br>ull-up<br>on<br>dify<br>t pin<br>ain<br>in) of<br>loes<br>e port<br>e SIO<br>pin is |           |           |         | SCK1 output<br>P9FC.P90F<br>P9CR.P900<br>SDA1/SO1 of<br>P9FC.P91F<br>P9CR.P910<br>SCL1 output<br>P9FC.P92F<br>P9CR.P920<br>TXD output s<br>P9FC.P93F<br>P9CR.P930<br>SCLK output | t settings for<br>$\frac{1}{2}$ 1<br>butput setting<br>$\frac{1}{2}$ 1<br>butput setting<br>$\frac{1}{2}$ 1<br>t settings for<br>$\frac{1}{2}$ 1<br>settings for F<br>$\frac{1}{2}$ 1<br>t settings for F<br>$\frac{1}{2}$ 1<br>t settings for F<br>$\frac{1}{2}$ 1<br>$\frac{1}{2}$ 1<br>$\frac{1}$ | P90<br>Js for P91<br>P92<br>P93<br>P95 |
|                            |                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                           |                                                                                             | _         |           |         | P9CR.P950                                                                                                                                                                        | C 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                        |
|                            |                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                            | Fi                                                                                                                                                                                                                                                                                        | auro 351                                                                                    | 32 Port Q | Ronistors |         |                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                        |

#### Port 9 Function Register

Figure 3.5.32 Port 9 Registers

# 3.5.11 Port A (PA0 to PA7)

Eight port A pins can be individually programmed to function as discrete general-purpose or dedicated I/O pins. A reset clears all the PACR register bits, configuring all port A pins as input port pins. Alternatively, PAO to PA3 can be programmed as external interrupt request pins (INT1 to INT4). PAO to PA3 have programmable pull-up resistors.



Figure 3.5.33 Port A (PA0 to PA3)



Figure 3.5.34 Port A (PA4 to PA7)

|                 |           |         |                |                | Por            | t A Registe   | er             |                  |         |                 |            |
|-----------------|-----------|---------|----------------|----------------|----------------|---------------|----------------|------------------|---------|-----------------|------------|
|                 |           | /       | 7              | 6              | 5              | 4             | 3              | 2                | 1       | 0               |            |
| PA              | Bit symb  | loc     | PA7            | PA6            | PA5            | PA4           | PA3            | PA2              | PA1     | PA0             |            |
| (001EH)         | Read/W    | /rite   |                |                |                | R             | W              |                  |         |                 |            |
|                 | Reset va  | alue    |                | Da             | ata from exte  | rnal port (Ou | tput latch reg | gister is set to | o 1)    |                 |            |
|                 | Function  | n       |                |                | 0 (Output la   | tch register) | Pull-up resi   | stor disabled    | l       |                 |            |
|                 |           |         |                |                | 1 (Output la   | tch register) | : Pull-up res  | istor enabled    |         |                 |            |
|                 |           |         |                |                | Port A C       | Control Reg   | gister         |                  |         |                 |            |
|                 |           | /       | 7              | 6              | 5              | 4             | 3              | 2                | 1       | 0               |            |
|                 | Bit symb  | loc     | PA7C           | PA6C           | PA5C           | PA4C          | PA3C           | PA2C             | PA1C    | PA0C            |            |
| (002011)        | Read/W    | /rite   |                | r              | 0              | ١             | V              | T                | 1       |                 |            |
|                 | Reset va  | alue    | 0              | 0              | 0              | 0             | 0              | 0                | 0       | 0               | _          |
|                 | Function  | า       |                |                |                | 0: Input      | 1: Output      |                  |         |                 |            |
|                 |           |         |                |                | Port A F       | unction Re    | gister         |                  |         |                 |            |
|                 |           |         | 7              | 6              | 5              | 4             | 3              | 2                | 1       | 0               |            |
| PAFC<br>(0021H) | Bit symb  | loc     |                |                |                |               | PA3F           | PA2F             | PA2F    | PA0F            |            |
|                 | Read/W    | /rite   |                |                |                |               | W              | W                | W       | W               |            |
|                 | Reset va  | alue    |                |                |                |               | 0              | 0                | 0       | 0               |            |
|                 | Function  | n       |                |                |                |               | 0: Port        | 0: Port          | 0: Port | 0: Port         |            |
|                 |           |         |                |                |                |               | 1: INT4        | 1: INT3          | 1: INT2 | 1: INT1         |            |
|                 |           |         |                |                |                |               | input          |                  | input   | input           |            |
|                 |           |         |                |                |                |               |                |                  |         |                 |            |
|                 |           |         |                |                |                |               |                |                  |         | 1 input setting | gs for PA0 |
|                 |           |         |                |                |                |               |                |                  | PA      | FC.PA0F         | 1          |
|                 |           |         |                |                |                |               |                |                  | PA      | CR.PA0C         | 0          |
|                 | Note 1: F | PACR    | and PAFC       | do not suppo   | ort            |               |                |                  |         | 2 input setting | ns for PA1 |
|                 | r         | read-r  | nodify-write   | operation.     |                |               |                |                  | PA      | FC.PA1F         | 1          |
|                 | Note 2: \ | When    | a port A pin   | is used in inj | put mode, the  | e PA          |                |                  | PA      | CR.PA1C         | 0          |
|                 | r         | registe | er controls th | ne on-chip pu  | III-up resisto | r. A          |                |                  |         | 3 input setting | Is for PA2 |
|                 | r         | read-r  | nodify-write   | instruction ca | annot be       |               |                |                  |         |                 |            |
|                 | e         | execu   | ted if at leas | t one pin of p | ort A is place | ed in         |                |                  | PA      | CR.PA2C         | 0          |
|                 | i         | input r | mode. A rea    | d-modify-writ  | e instruction  | may           |                |                  |         |                 |            |
|                 | r         | modify  | / the on-chip  | pull-up setti  | ng for an inp  | ut            | L              |                  |         | 4 input setting | ps for PA3 |
|                 | þ         | pin de  | pending on     | the current p  | in status.     |               |                |                  | PA      |                 | 1          |
|                 |           |         |                |                |                |               |                |                  | PA      | CR.PA3C         | 0          |

Figure 3.5.35 Port A Registers

## 3.5.12 Input Pull-up Resistor and Open-drain Output Control

The SO0/SDA0 (P61) and SO1/SDA1 (P91) data transmit or data transmit/receive pins of the serial bus interface and the SI0/SCL0 (P62) and SI1/SCL1 (P92) data receive or clock input/output pins of the serial bus interface can be configured as inputs with pull-up resistors enabled.

|         |             | 7 | 6 | 5          | 4          | 3          | 2          | 1 | 0 |
|---------|-------------|---|---|------------|------------|------------|------------|---|---|
| PUP     | Bit symbol  | / |   | PUP92      | PUP91      | PUP62      | PUP61      |   | / |
| (002EH) | Read/Write  |   |   |            | R/         | W          |            |   |   |
|         | Reset value | / | / | 1          | 1          | 1          | 1          | / | / |
|         | Function    |   |   | 0: Disable | 0: Disable | 0: Disable | 0: Disable |   |   |
|         |             |   |   | 1: Enable  | 1: Enable  | 1: Enable  | 1: Enable  |   |   |

The TXD (P93) output pin of the SIO, the SO0/SDA0 (P61) and SO1/SDA1 (P91) data transmit or data transmit/receive pins of the serial bus interface, and the SI0/SCL0 (P62) and SI1/SCL1 (P92) data receive or clock input/output pins of the serial bus interface can be configured as open-drain outputs.

|         | /           | 7 | 6 | 5         | 4         | 3         | 2         | 1         | 0 |
|---------|-------------|---|---|-----------|-----------|-----------|-----------|-----------|---|
| ODE     | Bit symbol  |   |   | ODE92     | ODE91     | ODE62     | ODE61     | ODE93     |   |
| (002FH) | Read/Write  |   |   |           |           | R/W       |           |           |   |
|         | Reset value |   |   | 0         | 0         | 0         | 0         | 0         |   |
|         | Function    |   |   | 1: P92ODE | 1: P910DE | 1: P62ODE | 1: P61ODE | 1: P93ODE |   |

Serial Open-drain Enable Register

# 3.6 Chip Select/Wait Controller

The TMP91CW28 provides four programmable chip select signals. Programmable features include variable block sizes, data bus width, and wait state insertion.

 $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  (Multiplexed with P40 to P43) are the chip select output pins for the CS0 to CS3 address ranges. These chip select signals are generated when the CPU issues an address within the programmed ranges. The P40 to P43 pins must be configured as CS0 to CS3 by programming the port 4 control (P4CR) register and the port 4 function (P4FC) register.

The TMP91CW28 supports direct connections to ROM and SRAM devices.

Chip select address ranges are defined in terms of a memory start address and an address mask. There is a memory start address (MSAR0 to MSAR3) register and memory address mask (MAMR0 to MAMR3) register for each of the four chip select signals.

There is also a set of chip select/wait control registers, B0CS to B3CS and BEXCS, each of which consists of a master enable bit, a data bus width bit, and a wait state field.

External memory devices can also use the  $\overline{WAIT}$  pin to insert wait states and consequently prolong read and write bus cycles.

# 3.6.1 Programming Chip Select Ranges

Each of the four chip select address ranges is defined in the memory start address (MSAR0 to MSAR3) register and memory address mask (MAMR0 to MAMR3) register. The basic chip select model allows one of the chip select output signals ( $\overline{CS0}$  to  $\overline{CS3}$ ) to assert when an address on the address bus falls within a particular programmed range. The B0CS to B3CS registers define specific operations for  $\overline{CS0}$  to  $\overline{CS3}$ , respectively (See section 3.6.2).

(1) Memory start address register

Figure 3.6.1 shows the organization of a memory start address register. The memory start address register (MSAR0 to MSAR3) specifies the start address for a chip select. The S[23:16] bits specify the upper 8 bits (A23 to A16) of the start address. The lower 16 bits (A15 to A0) are assumed to be 0. Thus, the start address is any multiple of 64 Kbytes starting at 000000H. Figure 3.6.2 shows the relationships between start addresses and the contents of the memory start address register.

|                  |             | 7   | 6   | 5   | 4              | 3              | 2   | 1   | 0   |
|------------------|-------------|-----|-----|-----|----------------|----------------|-----|-----|-----|
| MSAR0 /MSAR1     | Bit symbol  | S23 | S22 | S21 | S20            | S19            | S18 | S17 | S16 |
| (00C8H)/ (00CAH) | Read/Write  |     |     |     | R/             | W              | _   |     |     |
| MSAR2 /MSAR3     | Reset value | 1   | 1   | 1   | 1              | 1              | 1   | 1   | 1   |
| (00CCH)/ (00CEH) | Function    |     |     | A2: | 3 to A16 of th | ne start addre | ess |     |     |
|                  |             |     |     |     | •              |                |     |     |     |
|                  |             |     |     |     | •              |                |     |     |     |

### Memory Start Address Register (for CS0 to CS3)

 $\rightarrow$  Start address settings for CS0 to CS3

address ranges



 Start address
 Start address register value (MSAR0 to MSAR3)

 Address
 000000H
 00H

 64 Kbytes
 010000H
 01H

 020000H
 02H
 03H

 030000H
 03H
 04H

 050000H
 05H

 060000H
 06H

 EFFFFFH
 FF0000H
 FFH

Figure 3.6.2 Relationships between Start Addresses and Start Address Register Values

(2) Memory address mask register

Figure 3.6.3 shows the memory address mask register. The memory address mask register (MAMR0 to MAMR3) controls the size of a chip select address range (CS0 to CS3) by specifying a mask for each bit of the start address specified with the memory start address register (MSAR0 to MSAR3). Any set bit masks the corresponding start address bit. The address compare logic uses only the address bits that are not masked (e.g., mask bit cleared to 0) to detect an address match.

Address bits that can be masked (e.g., supported block sizes) differ for the four chip select spaces.

|         |             |     | ,        |               | 5 (          | ,           |               |            |    |  |  |
|---------|-------------|-----|----------|---------------|--------------|-------------|---------------|------------|----|--|--|
|         | /           | 7   | 6        | 5             | 4            | 3           | 2             | 1          | 0  |  |  |
| MAMR0   | Bit symbol  | V20 | V19      | V18           | V17          | V16         | V15           | V14 to V9  | V8 |  |  |
| (00C9H) | Read/Write  |     | R/W      |               |              |             |               |            |    |  |  |
|         | Reset value | 1   | 1        | 1             | 1            | 1           | 1             | 1          | 1  |  |  |
|         | Function    |     | CS0 bloc | ck size 0: Th | e address co | mpare logic | uses this add | dress bit. |    |  |  |

| Memory Address Mask Re | gister (for CS0) |
|------------------------|------------------|
|------------------------|------------------|

The CS0 block size can be set in the range from 256 bytes to 2 Mbytes.

| Memory Address Mask Register (for CS1)                               |             |     |     |     |     |     |     |            |    |  |  |
|----------------------------------------------------------------------|-------------|-----|-----|-----|-----|-----|-----|------------|----|--|--|
|                                                                      |             | 7   | 6   | 5   | 4   | 3   | 2   | 1          | 0  |  |  |
| MAMR1                                                                | Bit symbol  | V21 | V20 | V19 | V18 | V17 | V16 | V15 to V9  | V8 |  |  |
| (00CBH)                                                              | Read/Write  |     | R/W |     |     |     |     |            |    |  |  |
|                                                                      | Reset value | 1   | 1   | 1   | 1   | 1   | 1   | 1          | 1  |  |  |
| Function CS1 block size 0: The address compare logic uses this addre |             |     |     |     |     |     |     | dress bit. |    |  |  |

The CS1 block size can be set in the range from 256 bytes to 4 Mbytes.

#### Memory Address Mask Register (for CS2, CS3)

|                 |        |             | 7   | 6         | 5                         | 4           | 3           | 2              | 1            | 0   |
|-----------------|--------|-------------|-----|-----------|---------------------------|-------------|-------------|----------------|--------------|-----|
| MAMR2           | /MAMR3 | Bit symbol  | V22 | V21       | V20                       | V19         | V18         | V17            | V16          | V15 |
| (00CDH) (00CFH) |        | Read/Write  |     |           |                           | R/          | W           |                |              |     |
|                 |        | Reset value | 1   | 1         | 1                         | 1           | 1           | 1              | 1            | 1   |
|                 |        | Function    |     | CS2/CS3 b | lock size 0: <sup>-</sup> | The address | compare log | ic uses this a | address bit. |     |

The CS2 and CS3 block size can be set in the range from 32 Kbytes to 8 Mbytes.

Figure 3.6.3 Memory Address Mask Register

(3) Memory start address and address mask value calculations

Figure 3.6.4 shows example register settings, causing CS0 to be asserted in the 64 Kbytes of address space starting at 010000H.

The S[23:16] bits in the MSAR0 register specify the upper eight bits of the start address, or 01H. Calculate the difference between the start address and the end address (01FFFFH). Bits 20 to 8 of the result specify a mask value to be used when the CS0 space is specified. Set this value in the V[20:8] bits in the memory address mask register MAMR0 to specify the space size.

This example sets 07H in the MAMR0 to specify 64 Kbytes of address space.



Figure 3.6.4 Example CS0 Space Settings

Upon reset, the MSAR0 to MSAR3 and MAMR0 to MAMR3 are set to FFH while the B0CS.B0E, B1CS.B1E and B3CS.B3E bits are cleared to 0, so that the CS0, CS1 and CS3 spaces are disabled. The TMP91CW28, however, enables the CS2 space in the address range of 003000H through FDFFFH because B2CS.B2M is cleared to 0 and B2CS.B2E is set to 1. The BEXCS register controls the bus width and wait insertion for addresses other than those included in the CS0 to CS3 spaces. See section 3.6.2.

(4) Specifying an address space size

Table 3.6.1 shows the programmable block sizes for CS0 to CS3. " $\Delta$ " indicates a combination which may not be possible depending on the memory start address and address mask register values. When using a size marked " $\Delta$ ", specify start addresses using desired increments from 000000H.

Even if the user has accidentally programmed more than one chip select line to the same area, or if the CS2 space is specified to be 16 Mbytes, only one chip select line is driven because of internal line priorities. CS0 has the highest priority, and CS3 the lowest.

Example: Specifying 128 Kbytes of CS0 space.

a Possible start addresses



b. Impossible start addresses



Table 3.6.1 Supported Block Sizes

| Size (bytes)<br>CS Space | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
|--------------------------|-----|-----|------|------|-------|-------|-------|-----|-----|-----|-----|
| CS0                      | 0   | 0   | 0    | 0    | Δ     | Δ     | Δ     | Δ   | Δ   |     |     |
| CS1                      | 0   | 0   |      | 0    | Δ     | Δ     | Δ     | Δ   | Δ   | Δ   |     |
| CS2                      |     |     | 0    | 0    | Δ     | Δ     | Δ     | Δ   | Δ   | Δ   | Δ   |
| CS3                      |     |     | 0    | 0    | Δ     | Δ     | Δ     | Δ   | Δ   | Δ   | Δ   |

Note: "∆" indicates a combination which may not be possible depending on the memory start address and address mask register values.

## 3.6.2 Chip Select/Wait Control Registers

The organizations of the chip select/wait control registers are shown in Figure 3.6.5. Each of these registers consists of a chip select type field, a master enable bit, a data bus width bit, and a wait state field. The BOCS to B3CS registers define the CS0 to CS3 lines, respectively. The BEXCS register defines the access characteristics for the rest of the address locations.

| 1            |             |                 | <b>.</b>    |                       |                | e g.e         |     | -                                    |                   |                  | _               |
|--------------|-------------|-----------------|-------------|-----------------------|----------------|---------------|-----|--------------------------------------|-------------------|------------------|-----------------|
|              |             | 7               | 6           | 5                     | 4              | 3             |     | 2                                    | 1                 | (                | )               |
| B0CS         | Bit symbol  | B0E             |             | B0OM1                 | B0OM0          | B0BU          | S   | B0W2                                 | B0W1              | B0               | W0              |
| (00C0H)      | Read/Write  | W               |             |                       |                |               | W   |                                      |                   |                  |                 |
|              | Reset value | 0               |             | 0                     | 0              | 0             |     | 0                                    | 0                 | (                | C               |
| Read-modify- | Function    | 0: Disable      |             | Chip select or        | utput          | Data bus      | 5 N | Number of wait-state cycles          |                   |                  |                 |
| write        |             | 1: Enable       |             | waveform              |                | width         |     |                                      |                   |                  |                 |
| not          |             |                 |             | 00: ROM/SR/           | AM             | 0: 16 bits    | 6 0 | 00: 2 wait                           | states            | 100              |                 |
| supported.   |             |                 |             | 01:                   |                | 1:8 bits      | 0   | 01: 1 wait                           | state             | 101 <b>S</b> et  | ting            |
|              |             |                 |             | 10: Don't ca          | are            |               | 0   | 10: (1 + N)                          | wait states       | 110 pro          | nibited         |
|              |             |                 |             |                       |                |               | 0   | 11: No wa                            | it state          | 1117             |                 |
| B1CS         | Bit symbol  | B1E             |             | B1OM1                 | B1OM0          | B1BU          | S   | B1W2                                 | B1W1              | B1               | W0              |
| (00C1H)      | Read/Write  | W               |             |                       |                | 1             | W   |                                      | - <u>r</u>        |                  |                 |
| Read-modify- | Reset value | 0               |             | 0                     | 0              | 0             |     | 0                                    | 0                 | (                | 0               |
| write        | Function    | 0: Disable      |             | Chip select or        | utput          | Data bus      | s N | lumber of                            | wait-state cycle  | s                |                 |
| operation is |             | 1: Enable       |             | waveform              |                | width         |     |                                      |                   |                  |                 |
| not          |             |                 |             | 00: ROM/SR/           | AM             | 0: 16 bits    | 5 0 | 00: 2 wait                           | states            | 100              |                 |
| supported.   |             |                 |             | 101.<br>10: ≻Don't ca | are            | 1:8 bits      | 0   | 01: 1 wait                           | state             | 101 (Set         | ting<br>hibited |
|              |             |                 |             | 11:                   |                |               | 0   | 11: No wa                            | it state          | 111              |                 |
| B2CS         | Bit symbol  | B2E             | B2M         | B2OM1                 | B2OM0          | B2BU          | s   | B2W2                                 | B2W1              | B2               | W0              |
| (00C2H)      | Read/Write  | DLL             | DEM         | BEOINT                | DEGING         | N             | 0   | BEITE                                | DETT              | DL               |                 |
| ( )          | Reset value | 1               | 0           | 0                     | 0              | 0             |     | 0                                    | 0                 |                  | n               |
| Read-modify- | Function    | I<br>O: Disable | 0           | Chin coloct of        | U              | U<br>Data hua |     | U                                    |                   |                  | 5               |
| write        | Function    | 0: Disable      | CS2 space   | Unip select of        | utput          | Data bus      |     | umber of                             | wait-state cycle  | es .             |                 |
| operation is |             | 1: Enable       |             | 00: ROM/SR/           | AM             | 0. 16 bits    |     | 00: 2 wait                           | etatos            | 100)             |                 |
| supported.   |             |                 | 16-Mbvte    | 01:ך                  |                | 1. 9 bite     | 0   | 00. 2 wait                           | state             | 100<br>101 Set   | tina            |
|              |             | space           |             | 10: Don't ca          | are            | 1. 0 bits     | 0   | 010: (1 + N) wait states 110 prohibi |                   | hibited          |                 |
|              |             |                 | 1: CS space | 11:J                  |                |               | 0   | 11: No wa                            | it state          | 111J             |                 |
| B3CS         | Bit symbol  | B3E             | /           | B3OM1                 | B3OM0          | B3BU          | S   | B3W2                                 | B3W1              | B3               | W0              |
| (00C3H)      | Read/Write  | W               |             |                       |                |               | W   |                                      |                   |                  |                 |
| D            | Reset value | 0               |             | 0                     | 0              | 0             |     | 0                                    | 0                 |                  | )               |
| Read-modify- | Function    | 0: Disable      |             | Chin select or        |                | Data bus      | . N | lumber of v                          | vait-state cycle  | 99               | -               |
| operation is | i unotion   | 1: Enable       |             | waveform              | aipai          | width         |     |                                      | inan olato oyoic  | .0               |                 |
| not          |             |                 |             | 00: ROM/SR/           | AM             | 0: 16 bits    | 5 0 | 00: 2 wait                           | states            | 100)             |                 |
| supported.   |             |                 |             | 01:<br>10: Don't care |                | 1:8 bits      | 0   | 01: 1 wait                           | state             | 101 <b>(</b> Set | ting            |
|              |             |                 |             |                       |                |               | 0   | 10: (1 + N)                          | wait states       | 110 ( pro        | hibited         |
|              |             |                 |             | 11:5                  |                |               | 0   | 11: No wa                            | it state          | 111J             |                 |
| BEXCS        | Bit symbol  |                 |             |                       |                | BEXBL         | JS  | BEXW2                                | BEXW1             | BEX              | KW0             |
| (00C7H)      | Read/Write  |                 |             |                       |                |               |     |                                      | W                 |                  |                 |
| Read-modify- | Reset value |                 |             |                       |                | 0             |     | 0                                    | 0                 | (                | C               |
| write        | Function    |                 |             |                       |                | Data bus      | s N | lumber of                            | wait-state cycle  | s                |                 |
| operation is |             |                 |             |                       |                | width         |     |                                      |                   |                  |                 |
| not          |             |                 |             |                       |                | 0: 16 bits    | s 0 | 00: 2 wait                           | states            | 100              |                 |
| supported.   |             |                 |             |                       |                | 1:8 bits      | 0   | 01: 1 wait                           | state             | 101 (Set         | ting<br>hibited |
|              |             |                 |             |                       |                |               | 0   | 10: (1 + N)<br>11: No wa             | it state          | 111              |                 |
|              |             | Ļ               |             |                       |                |               |     |                                      |                   |                  |                 |
|              | Master er   | r<br>nable bit  |             |                       |                |               |     |                                      | Ţ                 |                  |                 |
|              |             |                 |             | Chip select ou        | itput waveforn | n             |     | V                                    | Vait state settir | igs              |                 |
|              | 0 CS sp     |                 |             | 00 ROM/S              | RAM            |               | (   | See "Wait                            | control" in sect  | ion 3.6.2        | (3).)           |
|              | 1 US sp     | ace enabled     | _   [       | 01                    |                | ] [           |     |                                      |                   |                  |                 |
|              | 000         |                 |             | 10 Don't ca           | are            |               |     | → Data bu                            | is width setting  | s                |                 |
|              | CS2 spa     | ace select      |             | 11                    |                |               |     | 0 16-                                | bit data bus      |                  | 1               |
|              |             |                 | L           | •                     |                | -             |     | 1 8-b                                | it data bus       |                  | 1               |
|              |             |                 |             |                       |                |               |     |                                      |                   |                  | 1               |

Chip Select/Wait Control Registers

Figure 3.6.5 Chip Select/Wait Control Registers

(1) Master enable bit

Bit7 (B0E, B1E, B2E and B3E) in each chip select/wait control register is a master enable bit, which enables or disables the settings in the register for the corresponding address space. Writing a 1 to the bit enables the settings. A reset results in B0E, B1E and B3E being cleared to 0 and B2E being set to 1, so that only the register settings for the CS2 space are enabled.

## (2) Data bus width

The TMP91CW28 supports dynamic bus sizing, or modifying the data bus width according to the address space it accesses. Bit3 (B0BUS, B1BUS, B2BUS, B3BUS and BEXBUS) in each chip select/wait control register specifies the data bus width. Writing a 0 to the bit causes the TMP91CW28 to access the corresponding memory space using a 16-bit data bus. Writing a 1 to the bit causes the TMP91CW28 to use an 8-bit data bus. Table 3.6.2 shows details of dynamic bus sizing.

| Data Bus             | Operand Start | Data Bus           |             | CPU        | Data       |
|----------------------|---------------|--------------------|-------------|------------|------------|
| Width for<br>Operand | Address       | Width on<br>Memory | CPU Address | D15 to D8  | D7 to D0   |
| 8 bits               | 2n + 0        | 8 bits             | 2n + 0      | XXXXX      | b7 to b0   |
|                      | (Even number) | 16 bits            | 2n + 0      | XXXXX      | b7 to b0   |
|                      | 2n + 1        | 8 bits             | 2n + 1      | XXXXX      | b7 to b0   |
|                      | (Odd number)  | 16 bits            | 2n + 1      | b7 to b0   | XXXXX      |
| 16 bits              | 2n + 0        | 8 bits             | 2n + 0      | XXXXX      | b7 to b0   |
|                      | (Even number) | I                  | 2n + 1      | xxxxx      | b15 to b8  |
|                      | [[            | 16 bits            | 2n + 0      | b15 to b8  | b7 to b0   |
|                      | 2n + 1        | 8 bits             | 2n + 1      | XXXXX      | b7 to b0   |
|                      | (Odd number)  | 1                  | 2n + 2      | xxxxx      | b15 to b8  |
|                      |               | 16 bits            | 2n + 1      | b7 to b0   | XXXXX      |
|                      |               | 1                  | 2n + 2      | xxxxx      | b15 to b8  |
| 32 bits              | 2n + 0        | 8 bits             | 2n + 0      | XXXXX      | b7 to b0   |
|                      | (Even number) |                    | 2n + 1      | xxxxx      | b15 to b8  |
|                      |               |                    | 2n + 2      | xxxxx      | b23 to b16 |
|                      |               | 1                  | 2n + 3      | xxxxx      | b31 to b24 |
|                      |               | 16 bits            | 2n + 0      | b15 to b8  | b7 to b0   |
|                      |               | 1                  | 2n + 2      | b31 to b24 | b23 to b16 |
|                      | 2n + 1        | 8 bits             | 2n + 1      | XXXXX      | b7 to b0   |
|                      | (Odd number)  |                    | 2n + 2      | xxxxx      | b15 to b8  |
|                      |               |                    | 2n + 3      | xxxxx      | b23 to b16 |
|                      |               | 1                  | 2n + 4      | xxxxx      | b31 to b24 |
|                      |               | 16 bits            | 2n + 1      | b7 to b0   | ххххх      |
|                      |               |                    | 2n + 2      | b23 to b16 | b15 to b8  |
|                      |               |                    | 2n + 4      | xxxxx      | b31 to b24 |

| Table 3.6.2 | Dynamic | Bus | Sizina    |
|-------------|---------|-----|-----------|
| 10010 0.0.2 | Dynamo  | Duo | OIZ III G |

xxxxx: For a read, input data on the bus is ignored. For a write, the bus is placed in the high-impedance state and the write strobe for the bus remains inactive.

(3) Wait control

Bits 2 to 0 (B0W[2:0], B1W[2:0], B2W[2:0], B3W[2:0] and BEXW[2:0]) in each chip select/wait control register specifies the number of wait states to be inserted. The following table shows how wait states are inserted according to the combination of these bits. Any combinations other than those listed in the table cannot be used.

| <bxw2:0></bxw2:0> | Number of<br>Waits | Operation                                                                                                                                                                                               |
|-------------------|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 000               | 2                  | Two wait states are inserted regardless of the state of the $\overline{\text{WAIT}}$ pin.                                                                                                               |
| 001               | 1                  | One wait state is inserted regardless of the state of the $\overline{\text{WAIT}}$ pin.                                                                                                                 |
| 010               | (1 + N)            | One wait state is inserted, after which the state of the $\overline{WAIT}$ pin is sampled and, if it is low, another wait state is inserted so that the bus cycle is elongated until the pin goes high. |
| 011               | 0                  | The bus cycle is completed without wait states inserted, regardless of the state of the $\overline{\text{WAIT}}$ pin.                                                                                   |

A reset clears the bits to 000 (2 waits).

(4) Bus width and wait control for addresses outside the CS0 to CS3 spaces

The BEXCS register controls the data bus width and wait states when an address that does not belong to any of the CS0 to CS3 blocks is accessed. The settings in this register are always enabled.

(5) 16-Mbyte space selection

Clearing the B2M bit in the B2CS register to 0 results in 16 Mbytes of address space (003000H to FDFFFH) being assigned to CS2. Setting the bit to 1 results in the CS2 space being assigned in the same way as CS0, CS1 and CS3, according to the settings in the MSAR2 and MAMR2 registers. A reset clears the bit to 0 so that 16-Mbyte space is assigned.

(6) Procedure for setting the chip select/wait controller

When using the chip select/wait controller, set the following registers in the stated order:

- 1. Memory start address registers: MSAR0 to MSAR3 Set the start addresses of the CS0 to CS3 spaces.
- 2. Memory address mask registers: MAMR0 to MAMR3 Set the sizes of the CS0 to CS3 spaces.
- 3. Control registers: B0CS to B3CS

Set the chip select type, data bus width, number of wait states and master enable/disable for the CS0 to CS3 spaces.

The  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  pins are shared with the P40 to P43 pins. To drive a chip select signal from these pins, the appropriate bits in the port 4 control register (P4CR) and port 4 function register (P4FC) must be set to 1.

If an address specified for any of the CS0 to CS3 spaces falls in the on-chip peripheral, RAM or ROM area, the corresponding CS pin does not drive a chip select signal and the CPU accesses the internal area.

## Example:

When the CS0 space is assigned a 64-Kbyte space of 010000H through 01FFFFH with a 16-bit data bus and no wait states:

MSAR0 = 01H .....Start address 010000H MAMR0 = 07H ......64-Kbyte address space B0CS = 83H .....ROM/SRAM, 16-bit data bus, 0-wait states, CS0 settings enabled

# 3.6.3 Application Example

Figure 3.6.6 shows an example usage of the TMP91CW28 programmable chip selects. In this example, an external ROM chip is connected through a 16-bit data bus and external RAM and peripheral chips are connected through an 8-bit data bus.



Figure 3.6.6 External Memory Connections (ROM width = 16 bits, RAM and peripheral width = 8 bits)

Both CS1 and CS2 are shared with port 4 pins. Upon reset, all port 4 pins are configured as input port pins. To use them as chip select pins, set appropriate bits in the port 4 function (P4FC) register and the port 4 control (P4CR) register to 1, in this order.

# 3.7 8-Bit Timers (TMRA)

The TMP91CW28 has a four-channel 8-bit timer (TMRA0 to TMRA3), which is comprised of two modules named TMRA01 and TMRA23. The TMRA01 contains the TMRA0 and the TMRA1, and the TMRA23 contains the TMRA2 and TMRA3. Each timer module has the following operating modes:

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable pulse generation (PPG) mode (Variable frequency, variable duty cycle)
- 8-bit pulse width modulated (PWM) signal generation mode (Fixed frequency, variable duty cycle)

Figure 3.7.1 and Figure 3.7.2 are block diagrams of the TMRA01 and TMRA23 respectively. The main components of a timer channel are an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. Two timer channels share a prescaler and a timer flip-flop.

A total of five special function registers (SFRs) provide control over the operating modes and timer flip-flops for the TMRA01 and the TMRA23 each, which can be independently programmed. The TMRA01 and the TMRA23 are functionally equivalent. In the following sections, any references to the TMRA01 also apply to the TMRA23.

Table 3.7.1 gives the pins and registers for the two timer modules.

| Module<br>Specifications |                                     | TMRA01                           | TMRA23                           |
|--------------------------|-------------------------------------|----------------------------------|----------------------------------|
| Extornal pipe            | External clock<br>input             | TA0IN<br>(Shared with P70)       | None                             |
| External pins            | Timer flip-flop output              | TA1OUT<br>(Shared with P71)      | TA3OUT<br>(Shared with P72)      |
|                          | Timer run register                  | TA01RUN (0100H)                  | TA23RUN (0108H)                  |
| Registers                | Timer registers                     | TA0REG (0102H)<br>TA1REG (0103H) | TA2REG (010AH)<br>TA3REG (010BH) |
| (Addresses)              | Timer mode register                 | TA01MOD (0104H)                  | TA23MOD (010CH)                  |
|                          | Timer flip-flop<br>control register | TA1FFCR (0105H)                  | TA3FFCR (010DH)                  |

Table 3.7.1 Pins and Registers for the TMRA01 and the TMRA23

# 3.7.1 Block Diagrams



Figure 3.7.1 TMRA01 Block Diagram



Figure 3.7.2 TMRA23 Block Diagram

# 3.7.2 Timer Components

## (1) Prescaler

The TMRA01 has a 9-bit prescaler that slows the rate of a clocking source to the counters. The prescaler clock source ( $\phi$ T0) has one-fourth the frequency selected by programming the PRCK [1:0] field of the SYSCR0 located within the clock gear.

The TAOPRUN bit in the TAO1RUN register allows the enabling and disabling of the prescaler for the TMRA01. A write of 1 to this bit starts the prescaler. A write of 0 to this bit clears and halts the prescaler. Table 3.7.2 shows prescaler output clock resolutions.

|                                     |             |                                   |                               |                               | at $fc = 10 MHz$                 |  |  |
|-------------------------------------|-------------|-----------------------------------|-------------------------------|-------------------------------|----------------------------------|--|--|
| Prescaler Clock                     | Clock Gear  | Prescaler Output Clock Resolution |                               |                               |                                  |  |  |
| Source Value<br>PRCK[1:0] GEAR[2:0] |             | φT1                               | φ <b>T</b> 4                  | φT16                          | φT256                            |  |  |
|                                     | 000 (fc)    | 2 <sup>3</sup> /fc ( 0.8 μs)      | 2 <sup>5</sup> /fc ( 3.2 μs)  | 2 <sup>7</sup> /fc ( 12.8 μs) | 2 <sup>11</sup> /fc ( 204.8 μs)  |  |  |
| 00                                  | 001 (fc/2)  | 2 <sup>4</sup> /fc ( 1.6 µs)      | 2 <sup>6</sup> /fc(6.4 μs)    | 2 <sup>8</sup> /fc ( 25.6 μs) | $2^{12}$ /fc ( 409.6 µs)         |  |  |
| (fcpu)                              | 010 (fc/4)  | 2 <sup>5</sup> /fc ( 3.2 μs)      | 2 <sup>7</sup> /fc (12.8 μs)  | 2 <sup>9</sup> /fc ( 51.2 μs) | 2 <sup>13</sup> /fc ( 819.2 μs)  |  |  |
| (IFPH)                              | 011 (fc/8)  | 2 <sup>6</sup> /fc ( 6.4 µs)      | 2 <sup>8</sup> /fc ( 25.6 μs) | 2 <sup>10</sup> /fc (102.4µs) | $2^{14}$ /fc( 1638.4 µs)         |  |  |
|                                     | 100 (fc/16) | 2 <sup>7</sup> /fc (12.8 μs)      | 2 <sup>9</sup> /fc ( 51.2 μs) | 2 <sup>11</sup> /fc (204.8µs) | 2 <sup>15</sup> /fc ( 3276.8 μs) |  |  |
| 10<br>(fc/16 clock)                 | XXX         | 2 <sup>7</sup> /fc (12.8 μs)      | 2 <sup>9</sup> /fc (51.2μs)   | 2 <sup>11</sup> /fc (204.8µs) | 2 <sup>15</sup> /fc ( 3276.8 µs) |  |  |

| Table 3.7.2 | Prescaler | Output | Clock | Resolutions |
|-------------|-----------|--------|-------|-------------|
|-------------|-----------|--------|-------|-------------|

XXX: Don't care

## (2) Up counters (UC0 and UC1)

The timer module contains two 8-bit binary up counters, each of which is driven by a clock independently selected by the TA01MOD register.

The clock input to the UC0 is either one of three prescaler outputs ( $\phi$ T1,  $\phi$ T4,  $\phi$ T16) or the external clock applied to the TA0IN pin. Which clock is to use is programmed into the TA0CLK [1:0] field in the TA01MOD register.

Possible clock sources for the UC1 depend on the selected operating mode. In 16-bit interval timer mode, the clock input to the UC1 is always the UC0 overflow output. In other operating modes, the clock input to the UC1 is either one of three prescaler outputs ( $\phi$ T1,  $\phi$ T16,  $\phi$ T256) or the TMRA0 comparator match-detect output.

The TAORUN and TA1RUN bits in the TA01RUN register are used to start counting and to stop and clear the counter. Upon reset, the up counter is cleared to 00H and the whole timer module is disabled.

(3) Timer registers (TA0REG and TA1REG)

Each timer register is an 8-bit register containing a time constant. When the up counter reaches the time constant value in the timer register, the comparator block generates a match-detect signal. When the time constant is cleared to 00H, a match occurs upon a counter overflow.

One of the two timer registers, TA0REG, is double buffered. The double-buffering function can be enabled and disabled through the programming of the TA0RDE bit in the TA01RUN: 0 =disable, 1 =enable.

If double-buffering is enabled, the TA0REG latches a new time constant value from the register buffer. This takes place upon detection of a  $2^n$  overflow in PWM mode and upon a match between the UC0 and the TA1REG in PPG mode. Double-buffering must be disabled in interval timer modes.

A reset clears the TA01RUN.TA0RDE bit to 0, disabling the double-buffering function. To use this function, the TA01RUN.TA0RDE bit must be cleared after loading the TA0REG with a time constant. When TA01RUN.TA0RDE = 1, the next time constant can be written to the register buffer.

Figure 3.7.3 illustrates the double-buffer structure for the TAOREG.



Figure 3.7.3 Timer Register 0 (TA0REG) Structure

Note: The timer register and the corresponding register buffer are mapped to the same address. When TA01RUN.TA0RDE = 0, a time constant value is written to both of the timer register and the register buffer; when TA01RUN.TA0RDE = 1, a time constant value is written only to the register buffer.

The addresses of the timer registers are as follows:

| TA0REG: 000102H | TA1REG: 000103H |
|-----------------|-----------------|
| TA2REG: 00010AH | TA3REG: 00010BH |

The timer registers are write-only registers.

(4) Comparators (CP0 and CP1)

The comparator compares the output of the 8-bit up counter with a time constant value in the 8-bit timer register. When a match is detected, an interrupt (INTTA0/INTTA1) is generated and the timer flip-flop is toggled, if so enabled.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is toggled, if so enabled, each time the comparator match-detect output is asserted. The toggling of the timer flip-flop can be enabled and disabled through the programming of the TA1FFIE bit in the TA1FFCR.

A reset clears the TAFF1IE bit, disabling the toggling of the TA1FF. The TA1FF can be initialized to 1 or 0 by writing 01 or 10 to the TA1FFC [1:0] field in the TA1FFCR. Additionally, a write of 00 by software causes the TA1FF to be toggled to the opposite value.

The value of the TA1FF can be driven onto the TA1OUT pin. The port 7 registers (P7CR and P7FC) must be programmed to configure the P71/TA1OUT pin as TA1OUT.

Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ( $f_{SYS} \times 6$ ) before the next overflow occurs by using an overflow interrupt.

In the case of using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt.

## Example when using PWM mode



# 3.7.3 SFR Description

| _       |             |            |                     |          | TMRAC   | 01 Run Reg | gister |                   |                              |               |
|---------|-------------|------------|---------------------|----------|---------|------------|--------|-------------------|------------------------------|---------------|
|         | /           | 7          |                     | 6        | 5       | 4          | 3      | 2                 | 1                            | 0             |
| TA01RUN | Bit symbol  | TAORI      | DE                  | /        |         |            | I2TA01 | TA01PRUN          | TA1RUN                       | <b>TA0RUN</b> |
| 0100H)  | Read/Write  | R/W        | /                   |          |         |            |        |                   |                              |               |
|         | Reset value | 0          | /                   | /        |         | $\square$  | 0      | 0                 | 0                            | 0             |
|         | Function    | Double     |                     |          |         |            | IDLE2  | 8-bit timer ru    | 8-bit timer run/stop control |               |
|         |             | bufferin   | g                   |          |         |            | 0: OFF | 0: Stop and clear |                              |               |
|         |             | 0: Disal   | ble                 |          |         |            | 1: ON  | ON 1: Run         |                              |               |
|         |             | 1: Enab    | ole                 |          |         |            |        |                   |                              |               |
|         | T           | A0REG<br>0 | double b<br>Disable | uffering | control |            |        |                   | →Counting                    | Stop and cle  |
|         |             | 1          | Enable              |          |         |            |        |                   | 1                            | Count up      |

I2TA01: Timer ON/OFF in IDLE2 mode TA01PRUN: Prescaler TA1RUN: TMRA1 TA0RUN: TMRA0

Note: Bits4, 5, and 6 are read as undefined.

TMRA23 Run Register

|         |             | 7           |           | 6              | 5       | 4   | 3      | 2                       | 1             | 0              |  |
|---------|-------------|-------------|-----------|----------------|---------|-----|--------|-------------------------|---------------|----------------|--|
| TA23RUN | Bit symbol  | TA2R        | DE        |                |         |     | I2TA23 | TA23PRUN                | <b>TA3RUN</b> | TA2RUN         |  |
| (0108H) | Read/Write  | R/V         | R/W       |                |         | R/W |        |                         |               |                |  |
|         | Reset value | 0           |           | /              | /       |     | 0      | 0                       | 0             | 0              |  |
|         | Function    | Double      | e         |                |         |     | IDLE2  | 8-bit timer ru          | un/stop cont  | rol            |  |
|         |             | buffering   |           |                |         |     | 0: OFF | : OFF 0: Stop and clear |               |                |  |
|         |             | 0: Disa     | able      |                |         |     | 1: ON  | 1: Run                  |               |                |  |
|         |             | 1: Ena      | ble       |                |         |     |        |                         |               |                |  |
|         |             | ↓<br>TA2RE0 | G dou     | uble buffering | control |     |        |                         | → Counting    |                |  |
|         |             | 0           | 0 Disable |                |         |     |        |                         | 0             | Stop and clear |  |
|         |             | 1           | Ena       | ble            |         |     |        |                         | 1 (           | Count up       |  |
|         |             |             | LIId      |                |         |     |        |                         |               |                |  |

I2TA23:Timer ON/OFF in IDLE2 modeTA23PRUN:PrescalerTA3RUN:TMRA3TA2RUN:TMRA2

Note: Bits4, 5, and 6 are read as undefined.

Figure 3.7.4 TMRA Registers (1)

|         |             | 7              | 6            | 5                  | 4                 | 3                 | 2               | 1                                             |         | 0          |            |  |  |  |  |
|---------|-------------|----------------|--------------|--------------------|-------------------|-------------------|-----------------|-----------------------------------------------|---------|------------|------------|--|--|--|--|
| TA01MOD | Bit symbol  | TA01M1         | TA01M0       | PWM01              | PWM00             | TA1CLK1           | TA1CLK0         | TA0C                                          | CLK1    | TA0CLK     | <0         |  |  |  |  |
| (0104H) | Read/Write  |                | i            |                    |                   |                   | R/W             |                                               |         |            |            |  |  |  |  |
|         | Reset value | 0              | 0            | 0                  | 0                 | 0                 | 0               | C                                             | )       | 0          |            |  |  |  |  |
|         | Function    | Operating n    | node         | PWM period         | t                 | TMRA1 so          | urce clock      | TMRA                                          | 40 sou  | rce clock  |            |  |  |  |  |
|         |             | 00: 8-bit inte | erval timer  | 00: Reserve        | ed                | 00: TA0TF         | G               | 00: TA                                        | A0IN ir | nput       |            |  |  |  |  |
|         |             | 01: 16-bit in  | terval timer | 01: 2 <sup>6</sup> |                   | 01:               |                 | 01: φΤ                                        | Г1      |            |            |  |  |  |  |
|         |             | 10: 8-bit PP   | G            | 10: 2 <sup>7</sup> |                   | 10:               |                 | 10:                                           | Г4      |            |            |  |  |  |  |
|         |             | 11: 8-bit PV   | VM           | 11: 2 <sup>8</sup> |                   | 11: φT256         |                 | 11: φT                                        | Г16     |            |            |  |  |  |  |
|         |             |                |              |                    |                   |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                | •            | <u> </u>           |                   |                   | •               |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   |                   | CK SOURCE       |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 00 L7             |                 | r)                                            |         |            |            |  |  |  |  |
|         |             |                | 10 bT        |                    | r)                |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 10 φ1<br>11 φΤ    | 16 (Prescale    | r)                                            |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | ψı                |                 | ')                                            |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | TMRA1 clo         | ck source       |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | TA                | 01MOD.TA01M[1   | :0]≠01                                        | TA01N   | IOD.TA01M  | 1[1:0] = C |  |  |  |  |
|         |             |                |              |                    |                   | 00 TM             | IRA0 match c    | output                                        | TMRA    | 0 overflow | v outpu    |  |  |  |  |
|         |             |                |              |                    |                   | 01 φT             | 1               |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 10 ¢T             | 16              |                                               | (16-t   | bit timer  | ן          |  |  |  |  |
|         |             |                |              |                    |                   | 11 φT             | 256             |                                               | Lmoo    | de .       | J          |  |  |  |  |
|         |             |                |              |                    |                   |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              | l                  | $\longrightarrow$ | Period sele       | ct in 8-bit PW  | M mod                                         | е       |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 00 Re             | served          |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 01 2 <sup>6</sup> | × source cloc   | k                                             |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 10 2 <sup>7</sup> | × source cloc   | k                                             |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 11 2 <sup>8</sup> | × source cloc   | k                                             |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   |                   |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | TMRA01 o          | perating mode   | 9                                             |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 00 8-             | bit timer × 2ch | 1                                             |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 01 16             | -bit timer      |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 10 8-             |                 |                                               |         |            |            |  |  |  |  |
|         |             |                |              |                    |                   | 11 8-             | Dit PWM gene    | eration (                                     | IMRA    | (U) and    |            |  |  |  |  |
|         |             |                |              |                    |                   | -0                |                 | <u>, , , , , , , , , , , , , , , , , , , </u> |         |            |            |  |  |  |  |

TMRA01 Mode Register

Figure 3.7.5 TMRA Registers (2)

|         | /           | 7              | 6                     | 5                  | 4                                     | 3             | 2                                  | 1                   |        | 0                   |  |  |
|---------|-------------|----------------|-----------------------|--------------------|---------------------------------------|---------------|------------------------------------|---------------------|--------|---------------------|--|--|
| TA23MOD | Bit symbol  | TA23M1         | M1 TA23M0 PWM21 PWM20 |                    | PWM20                                 | <b>TA3CLI</b> | K1 TA3CLK0                         | TA2C                | CLK1   | TA2CLK0             |  |  |
| (010CH) | Read/Write  |                |                       |                    | R                                     | /W            | V                                  |                     |        |                     |  |  |
|         | Reset value | 0              | 0                     | 0                  | 0                                     | 0             | 0                                  | C                   | )      | 0                   |  |  |
|         | Function    | Operating n    | node                  | PWM period         | d                                     | TMRA3         | source clock                       | TMRA                | \2 sou | rce clock           |  |  |
|         |             | 00: 8-bit inte | erval timer           | 00: Reserve        | ed                                    | 00: TA2       | TRG                                | 00: R               | eserve | ed                  |  |  |
|         |             | 01:16-bit int  | terval timer          | 01: 2 <sup>6</sup> |                                       | 01: φT1       |                                    | 01: φT              | [1     |                     |  |  |
|         |             | 10: 8-bit PP   | G                     | 10: 2′             |                                       | 10:           | 6                                  | 10: <sub>\$</sub> 7 | 4      |                     |  |  |
|         |             | 11: 8-bit PV   | VM                    | 11: 2°             |                                       | 11: ¢T2       | 56                                 | 11: ¢ī              | 16     |                     |  |  |
|         |             |                |                       |                    |                                       |               |                                    |                     |        |                     |  |  |
|         |             |                | <b>•</b>              | ·                  | · · · · · · · · · · · · · · · · · · · |               |                                    |                     |        | I                   |  |  |
|         |             |                |                       |                    |                                       | TMRA2         | clock source                       |                     |        |                     |  |  |
|         |             |                |                       |                    |                                       | 00            | Setting prohibit                   | ed                  |        |                     |  |  |
|         |             |                |                       |                    |                                       | 01            | φT1 (Prescale                      | er)                 |        |                     |  |  |
|         |             |                |                       |                    |                                       | 10            | φT4 (Prescale                      | er)                 |        |                     |  |  |
|         |             |                |                       |                    |                                       | 11            | φT16 (Prescale                     | er)                 |        |                     |  |  |
|         |             |                |                       |                    |                                       |               |                                    |                     |        |                     |  |  |
|         |             |                |                       |                    |                                       | TMRA3         | clock source                       |                     | -      |                     |  |  |
|         |             |                |                       |                    |                                       |               | TA23MOD.TA23M[1                    | :0]≠01              | TA23N  | /IOD.TA23M[1:0] = 0 |  |  |
|         |             |                |                       |                    |                                       | 00            | IMRA2 match                        | output              | overfl | 4∠<br>ow            |  |  |
|         |             |                |                       |                    |                                       | 01            |                                    |                     | outpu  | t                   |  |  |
|         |             |                |                       |                    |                                       | 10            | φ116<br>4T256                      |                     | 16-    | bit timer<br>de     |  |  |
|         |             |                |                       |                    |                                       |               | ψ1230                              |                     | Cillo  | <u> </u>            |  |  |
|         |             |                |                       |                    |                                       | Period se     | elect in 8-bit PW                  | /M mod              | е      |                     |  |  |
|         |             |                |                       |                    |                                       | 00            | Reserved                           |                     | -      |                     |  |  |
|         |             |                |                       |                    |                                       | 01            | $2^6 \times \text{source clock}$   | k                   |        |                     |  |  |
|         |             |                |                       |                    |                                       | 10            | $2^7 \times \text{source clock}$   | :k                  |        |                     |  |  |
|         |             |                |                       |                    |                                       | 11            | $2^8 \times \text{source clock}$   | :k                  |        |                     |  |  |
|         |             |                |                       |                    |                                       |               |                                    |                     |        |                     |  |  |
|         |             |                |                       |                    |                                       | TMRA23        | operating mod                      | е                   |        |                     |  |  |
|         |             |                |                       |                    |                                       | 00            | 8-bit timer × 2cl                  | ۱                   |        |                     |  |  |
|         |             |                |                       |                    |                                       | 01            | 16-bit timer                       |                     |        |                     |  |  |
|         |             |                |                       |                    |                                       | 10            | 8-bit PPG                          |                     |        |                     |  |  |
|         |             |                |                       |                    |                                       | 11            | 8-bit PWM gene<br>8-bit timer (TMF | eration (<br>RA3)   | TMRA   | A2) and             |  |  |

TMRA23 Mode Register

Figure 3.7.6 TMRA Registers (3)



TMRA1 Flip-flop Control Register

Note: Bits 4 to 7 are read as undefined.



|                                                                |             |   |   | • | • | -                                                  |                                                        |                                                      |                                                    |
|----------------------------------------------------------------|-------------|---|---|---|---|----------------------------------------------------|--------------------------------------------------------|------------------------------------------------------|----------------------------------------------------|
|                                                                |             | 7 | 6 | 5 | 4 | 3                                                  | 2                                                      | 1                                                    | 0                                                  |
| TA3FFCR                                                        | Bit symbol  |   |   |   |   | TA3FFC1                                            | TA3FFC                                                 | TA3FFIE                                              | <b>TA3FFIS</b>                                     |
| (010DH)                                                        | Read/Write  |   |   |   |   | R                                                  | /W                                                     | R                                                    | /W                                                 |
|                                                                | Reset value |   |   |   |   | 1                                                  | 1                                                      | 0                                                    | 0                                                  |
| Read-<br>modify-<br>write<br>operation<br>is not<br>supported. | Function    |   |   |   |   | 00: Toggle<br>01: Set<br>10: Clear<br>11: Don't ca | are                                                    | TA3FF<br>toggle<br>enable<br>0: Disable<br>1: Enable | TA3FF<br>toggle<br>trigger<br>0: TMRA2<br>1: TMRA3 |
|                                                                |             |   |   |   |   |                                                    | Selects a si<br>(TA3FF)<br>(Don't care<br>0 To<br>1 To | gnal to toggle<br>in other than a<br>oggled by TMF   | timer flip-flop<br>8-bit timer moo<br>RA2<br>RA3   |
|                                                                |             |   |   |   |   | │                                                  | TA3FF togg<br>0 Di                                     | le enable<br>sable                                   |                                                    |
|                                                                |             |   |   |   |   |                                                    | 1 Ei                                                   | nable                                                |                                                    |
|                                                                |             |   |   |   |   |                                                    | TA3FF cont                                             | rol                                                  |                                                    |
|                                                                |             |   |   |   |   |                                                    | 00 To                                                  | oggles TA3FF                                         | (Software tog                                      |
|                                                                |             |   |   |   |   |                                                    | 01 Se                                                  | ets TA3FF to 7                                       | 1.                                                 |
|                                                                |             |   |   |   |   |                                                    | 10 C                                                   | ears TA3FF to                                        | o 0.                                               |
|                                                                |             |   |   |   |   |                                                    | 11 D                                                   | on't care                                            |                                                    |

TMRA3 Flip-flop Control Register

Note: Bits 4 to 7 are read as undefined.

Figure 3.7.8 TMRA Registers (5)

|                   |             |           |           | 1.141 | i a trogioto |   |   |   |   |  |  |  |  |  |
|-------------------|-------------|-----------|-----------|-------|--------------|---|---|---|---|--|--|--|--|--|
|                   | /           | 7         | 6         | 5     | 4            | 3 | 2 | 1 | 0 |  |  |  |  |  |
| TA0REG<br>(0102H) | bit Symbol  | _         |           |       |              |   |   |   |   |  |  |  |  |  |
|                   | Read/Write  |           | W         |       |              |   |   |   |   |  |  |  |  |  |
|                   | After reset | Undefined |           |       |              |   |   |   |   |  |  |  |  |  |
| TA1REG            | bit Symbol  |           | _         |       |              |   |   |   |   |  |  |  |  |  |
| (0103H)           | Read/Write  | W         |           |       |              |   |   |   |   |  |  |  |  |  |
|                   | After reset | Undefined |           |       |              |   |   |   |   |  |  |  |  |  |
| TA2REG            | bit Symbol  | _         |           |       |              |   |   |   |   |  |  |  |  |  |
| (010AH)           | Read/Write  | W         |           |       |              |   |   |   |   |  |  |  |  |  |
|                   | After reset | Undefined |           |       |              |   |   |   |   |  |  |  |  |  |
| <b>TA3REG</b>     | bit Symbol  |           |           |       |              | _ |   |   |   |  |  |  |  |  |
| (010BH)           | Read/Write  | W         |           |       |              |   |   |   |   |  |  |  |  |  |
|                   | After reset |           | Undefined |       |              |   |   |   |   |  |  |  |  |  |

TMRA register

Note: The above registers are prohibited read-modify-write instruction.

Figure 3.7.9 TMRA Registers (6)

# 3.7.4 Operating Modes

(1) 8-bit interval timer mode

The TMRA0 and the TMRA1 can be independently programmed as 8-bit interval timers. Programming these timers should only be attempted when the timers are not running.

a. Generating periodic interrupts

In the following example, the TMRA1 is used to accomplish periodic interrupt generation. First, stop the TMRA1 (if it is running). Then, set the operating mode, clock source and interrupt interval in the TA01MOD and TA1REG registers. Then, enable the INTTA1 interrupt and start the TMRA1.

Example: Generating the INTTA1 interrupt at a 20 µs interval (fc = 10 MHz)

|               |              | Clo   | ockir | cking conditions: |   |   |   |   | High-<br>Preso | speed clock gear: × 1 (fc)<br>caler clock: f <sub>FPH</sub>                                                   |
|---------------|--------------|-------|-------|-------------------|---|---|---|---|----------------|---------------------------------------------------------------------------------------------------------------|
|               | MS           | В     |       |                   |   |   |   | I | LSB            |                                                                                                               |
|               |              | 7     | 6     | 5                 | 4 | 3 | 2 | 1 | 0              |                                                                                                               |
| TA01RUN       | $\leftarrow$ | -     | Х     | Х                 | Х | _ | 0 | 0 | -              | Stops and clears the TMRA1.                                                                                   |
| TA01MOD       | ←            | 0     | 0     | Х                 | Х | 0 | 1 | Х | Х              | Selects 8-bit interval timer mode and $\phi$ T1 ((2 <sup>3</sup> /fc)s) as the clock source (at fc = 10 MHz). |
| TA1REG        | ←            | 0     | 0     | 0                 | 1 | 1 | 0 | 0 | 1              | Sets the time constant value in the TA1REG (20 $\mu$ s $\div \phi$ T1 ((2 <sup>3</sup> /fc)s) = 25 (19H)).    |
| INTETA01      | $\leftarrow$ | Х     | 1     | 0                 | 1 | Х | _ | _ | _              | Enables INTTA1 and sets the interrupt level to 5.                                                             |
| TA01RUN       | ←            | -     | Х     | Х                 | Х | _ | 1 | 1 | _              | Starts the TMRA1.                                                                                             |
| X: Don't care | , –: N       | lo cł | nang  | е                 |   |   |   |   |                |                                                                                                               |

Refer to Table 3.7.2 when selecting a timer clock source.

Note: The clock inputs to the TMRA0 and the TMRA1 can be one of the following: TMRA0: TA0IN input,  $\phi T1,\,\phi T4,\,or\,\phi T16$ 

TMRA1: Match-detect signal from the TMRA0,  $\phi T1,\,\phi T16,\,or\,\phi T256$
b. Generating a square wave with a 50% duty cycle

The 8-bit interval timer mode can be used to generate square-wave output. This is accomplished by toggling the timer flip-flop (TA1FF) periodically. The TA1FF state can be driven out to the TA1OUT pin. Both the TMRA0 and the TMRA1 can be used as square-wave generators. The following shows an example using the TMRA1.

Example: Generating square-wave output with a 4.8  $\mu s$  period on the TA10UT pin



Figure 3.7.10 Square-wave Generation (50% duty cycle)

c. Using the TMRA0 match-detect output as a trigger for the TMRA1

Set the TMRA01 in 8-bit interval timer mode. Select the TMRA0 comparator match-detect output as the clock source for the TMRA1.



Figure 3.7.11 Using the TMRA0 Match-detect Output as a Trigger for the TMRA1

(2) 16-bit interval timer mode

The TMRA0 and the TMRA1 are cascadable to form a 16-bit interval timer. The TMRA01 is put in 16-bit interval timer mode by programming the TA01M [1:0] field in the TA01MOD register to 01.

In 16-bit interval timer mode, the TMRA1 is clocked by the counter overflow output from the TMRA0. In this mode, the TA1CLK [1:0] bits in the TA01MOD register are don't cares. The clock input to the TMRA0 can be selected as shown in Table 3.7.2.

Write the lower eight bits of a time constant value to the TAOREG and the upper eight bits to the TA1REG. Note that the TA0REG must first be programmed prior to the TA1REG. Writing data to the TA0REG causes comparison to be disabled temporarily, after which writing data to the TA1REG restarts comparison.

```
 \begin{array}{c} \mbox{Example: Generating the INTTA1 interrupt at a 0.8 second interval (fc = 10 MHz).} \\ \mbox{Clocking conditions:} & \left[ \begin{array}{c} \mbox{High-speed clock gear: $\times$ 1 (fc)} \\ \mbox{Prescaler clock:} & \mbox{f_{FPH}} \end{array} \right] \end{array}
```

When  $\phi$ T16 (= (2<sup>7</sup>/fc)s) at 10 MHz) is used as the TMRA0 clock source, the required time constant value is calculated as follows:

 $0.8 \text{ s} \div (27/\text{fc})\text{s} = 62500 = \text{F}424\text{H}$ 

Thus, the TA1REG is to be set to F4H and the TA0REG to 24H.

Every time the up counter UC0 reaches the value in the TA0REG, the TMRA0 comparator generates a match-detect output, but the UC0 continues counting up. A match between the UC0 and the TA0REG does not cause an INTTA0 interrupt.

Every time the up counter UC1 reaches the value in the TA1REG, the TMRA1 comparator generates a match-detect output. When the TMRA0 and TMRA1 match-detect outputs are asserted simultaneously, both the up counters (UC0 and UC1) are reset to 00H and an interrupt is generated on INTTA1. Also, if so enabled, the timer flip-flop (TA1FF) is toggled.

Example: TA1REG = 04H and TA0REG = 80H



Figure 3.7.12 Timer Output in 16-Bit Interval Timer Mode

(3) 8-bit programmable pulse generation (PPG) mode

The 8-bit PPG mode can be used to generate a square wave with any frequency and duty cycle, as shown below. The pulse can be high-going and low-going, as determined by the initial setting of the timer flip-flop (TA1FF). This mode is supported by the TMRA0, but not by the TMRA1. The square-wave output is driven to the TA1OUT pin.



Figure 3.7.13 8-Bit PPG Output Waveform

In this mode, a square wave is generated by toggling the timer flip-flop (TA1FF). The TA1FF changes state every time a match is detected between the UC0 and the TA0REG and between the UC0 and the TA1REG.

The TAOREG must be set to a value less than the TA1REG value.

In this mode, the TMRA1 up counter (UC1) cannot be independently used. However, the TMRA1 must be put in a running state by setting the TA1RUN bit in the TA01RUN register to 1.

Figure 3.7.14 shows a functional diagram of 8-bit PPG mode.



Figure 3.7.14 Functional Diagram of 8-Bit PPG Mode

In 8-bit PPG mode, if the double-buffering function is enabled, the TAOREG value can be changed dynamically by writing a new value into the register buffer. Upon a match between the TA1REG and the UC0, the TA0REG latches a new value from the register buffer.

The TAOREG can be loaded with a new value upon every match, thus making it easy to generate a square wave with virtually any (and variable) duty cycle.



Figure 3.7.15 Register Buffer Operation

Example: Generating a 50 kHz square wave with a 25% duty cycle (fc = 10 MHz)



The time constant values to be loaded into the TAOREG and TA1REG are determined as follows:

A 50 kHz waveform has a period of 20  $\mu s.$ 

When  $\phi T1 = ((2^3/fc)s)$  at 10 MHz) is used as the timer clock source, the TA1REG should be loaded with:

 $20 \ \mu s \div (2^3/fc)s = 25$ 

With a 25% duty cycle, the high pulse width is calculated as 20  $\mu s \times 1/4$  = 5  $\mu s.$  Thus, the TAOREG should be loaded with:

 $5 \,\mu s \div (2^3/fc)s \approx 6 = 06H$ 

|   |          |              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0   |                                                               |
|---|----------|--------------|---|---|---|---|---|---|---|-----|---------------------------------------------------------------|
| ſ | TA01RUN  | $\leftarrow$ | 0 | Х | Х | Х | - | 0 | 0 | 0   | Stops and clears the TMRA0 and the TMRA1.                     |
|   | TA01MOD  | ←            | 1 | 0 | Х | Х | Х | Х | 0 | 1   | Selects 8-bit PPG mode and $\phi T1$ as the clock source.     |
|   | TA0REG   | ←            | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0   | Writes 06H.                                                   |
|   | TA1REG   | ←            | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1   | Writes 19H.                                                   |
|   | TA1FFCR  | $\leftarrow$ | Х | Х | Х | Х | 0 | 1 | 1 | Х   | Sets the TA1FF to 1 and enables toggling.                     |
|   |          |              |   |   |   |   |   |   |   |     |                                                               |
|   |          |              |   |   |   |   | l |   |   |     | → If these bits are set to 10, a low-going pulse is generated |
|   |          |              |   |   |   |   |   |   |   |     |                                                               |
|   | P7CR     | $\leftarrow$ | Х | Х | - | - | - | - | 1 | - J | Configures P71 as the TA10UT output pin                       |
|   | P7FC     | $\leftarrow$ | Х | Х | - | - | Х | - | 1 | хJ  |                                                               |
| l | _TA01RUN | $\leftarrow$ | 1 | Х | Х | Х | - | 1 | 1 | 1   | Starts the TMRA0 and the TMRA1.                               |
|   |          |              |   |   |   |   |   |   |   |     |                                                               |

X: Don't care, -: No change

(4) 8-bit PWM generation mode

The TMRA0 can be used as a pulse-width modulated (PWM) signal generator with up to 8 bits of resolution. This mode is supported by the TMRA0, but not by the TMRA1. The PWM signal is driven out on the TA1OUT pin.

While the TMRA01 is in this mode, the TMRA1 is usable as an 8-bit interval timer.

The timer flip-flop toggles when the up counter (UC0) reaches the TA0REG value and when a  $2^n$  counter overflow occurs, where n is programmable to 6, 7, or 8 through the PWM[01:00] field in the TA01MOD register. The UC0 is reset to 00H upon a  $2^n$  overflow.

In 8-bit PWM generation mode, the following must be satisfied:

(TAOREG value) < (2<sup>n</sup> counter overflow value)



(TAOREG value)  $\neq 0$ 

Figure 3.7.16 8-Bit PWM Signal Generation





Figure 3.7.17 Functional Diagram of 8-Bit PWM Generation Mode

In 8-bit PWM generation mode, if the double-buffering function is enabled, the TAOREG value (e.g., the duty cycle) can be changed dynamically by writing a new value into the register buffer. Upon a  $2^n$  counter overflow, the TAOREG latches a new value from the register buffer.

The TAOREG can be loaded with a new value upon every counter overflow, thus making it easy to generate a PWM signal with virtually any (and variable) duty cycle.



Figure 3.7.18 Register Buffer Operation

Example: Generating a PWM signal as shown below on the TA1OUT pin (fc = 10 MHz).



Under the above conditions,  $\phi$ T1 has a 0.8 µs period (at fc = 10 MHz).

 $102.4 \ \mu s \div (2^3/fc)s = 128 = 2^n$ 

which is equal to n = 7.

 $59.2 \ \mu s \div (2^3/fc)s = 74 = 4AH$ 

Hence, the time constant value to be programmed into the TAOREG is 4AH.

|   |               | MS           | В     |      |   |   |   |   | L | SB |   |                                                        |
|---|---------------|--------------|-------|------|---|---|---|---|---|----|---|--------------------------------------------------------|
|   |               |              | 7     | 6    | 5 | 4 | 3 | 2 | 1 | 0  |   |                                                        |
| ĺ | TA01RUN       | ←            | _     | Х    | Х | Х | - | 0 | - | 0  |   | Stops and clears the TMRA0.                            |
|   | TA01MOD       | ←            | 1     | 1    | 1 | 0 | Х | Х | 0 | 1  |   | Selects 8-bit PWM mode (period = $2^7$ ) and $\phi$ T1 |
|   |               |              |       |      |   |   |   |   |   |    |   | as the clock source.                                   |
|   | <b>TA0REG</b> | ←            | 0     | 1    | 0 | 0 | 1 | 0 | 1 | 0  |   | Writes 4AH.                                            |
|   | TA1FFCR       | $\leftarrow$ | Х     | Х    | Х | Х | 1 | 0 | 1 | Х  |   | Clears the TA1FF to 0 and enables toggling.            |
|   |               |              |       |      |   |   |   |   |   |    |   |                                                        |
|   | P7CR          | $\leftarrow$ | Х     | Х    | - | - | - | - | 1 | -  | ٦ | Configures B71 as the TA10LIT output him               |
|   | P7FC          | $\leftarrow$ | Х     | Х    | - | - | Х | - | 1 | Х  | ſ | Conligures F71 as the TATOOT output pin.               |
|   | TA01RUN       | ←            | 1     | Х    | Х | Х | - | 1 | - | 1  |   | Starts the TMRA0.                                      |
|   | X: Don't care | e, –: N      | lo cl | hang | e |   |   |   |   |    |   |                                                        |

at fc = 10 MHz

| Prescaler           | Clock Gear  |          |                |            | F         | PWM Perio      | bd         |                |              |            |  |
|---------------------|-------------|----------|----------------|------------|-----------|----------------|------------|----------------|--------------|------------|--|
| Clock Source        |             |          | 2 <sup>6</sup> | _          |           | 2 <sup>7</sup> |            | 2 <sup>8</sup> |              |            |  |
| PRCK[1:0]           | GEAR[2:0]   | φT1      | φT4            | φT16       | φT1       | φT4            | φT16       | φT1            | φ <b>T</b> 4 | φT16       |  |
|                     | 000 (fc)    | 51.2 μs  | 204.8 μs       | 819.2 μs   | 102.4 μs  | 409.6 μs       | 1638.4 μs  | 204.8 µs       | 819.2 μs     | 3276.8 μs  |  |
| 00                  | 001 (fc/2)  | 102.4 μs | 409.6 μs       | 1638.4 μs  | 204.8 μs  | 819.2 μs       | 3276.8 μs  | 409.6 μs       | 1638.4 μs    | 6553.6 μs  |  |
| (feph)              | 010 (fc/4)  | 204.8 μs | 819.2 μs       | 3276.8 μs  | 409.6 μs  | 1638.4 μs      | 6553.6 μs  | 819.2 μs       | 3276.8 μs    | 13107.2 μs |  |
| CITIV               | 011 (fc/8)  | 409.6 μs | 1638.4 μs      | 6553.6 μs  | 819.2 μs  | 3276.8 μs      | 13107.2 μs | 1638.4 μs      | 6553.6 μs    | 26214.4 μs |  |
|                     | 100 (fc/16) | 819.2 μs | 3276.8 μs      | 13107.2 μs | 1638.4 μs | 6553.6 μs      | 26214.4 μs | 3276.8 μs      | 13107.2 μs   | 52428.8 μs |  |
| 10<br>(fc/16 clock) | ХХХ         | 819.2 μs | 3276.8 μs      | 13107.2 μs | 1638.4 μs | 6553.6 μs      | 26214.4 μs | 3276.8 μs      | 13107.2 μs   | 52428.8 μs |  |

| Table 3.7.3 | PWM Period |
|-------------|------------|
|-------------|------------|

XXX: Don't care

# (5) Operating mode summary

Table 3.7.4 shows the settings for the TMRA01 for each of the operating modes.

| Register           |                        | TA01                                                             | MOD                                                              |                                                       | TA1FFCR                           |
|--------------------|------------------------|------------------------------------------------------------------|------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------|
| Field              | TA01M[1:0]             | PWM[01:00]                                                       | TA1CLK[1:0]                                                      | TA0CLK[1:0]                                           | TA1FFIS                           |
| Function           | Interval Timer<br>Mode | PWM Period                                                       | UC1 Clock<br>Source                                              | UC0 Clock<br>Source                                   | Timer Flip-flop<br>Toggle Trigger |
| 8-bit timer × 2 ch | 00                     | _                                                                | Match output from<br>UC0<br>φT1, φT16, φT256<br>(00, 01, 10, 11) | External clock,                                       | 0: UC0 output<br>1: UC1 output    |
| 16-bit timer mode  | 01                     | -                                                                | -                                                                | External clock,<br>φT1, φT4, φT16<br>(00, 01, 10, 11) | _                                 |
| 8-bit PPG × 1 ch   | 10                     | _                                                                | _                                                                | External clock,<br>φT1, φT4, φT16<br>(00, 01, 10, 11) | _                                 |
| 8-bit PWM × 1 ch   | 11                     | 2 <sup>6</sup> , 2 <sup>7</sup> , 2 <sup>8</sup><br>(01, 10, 11) | _                                                                | External clock,<br>φT1, φT4, φT16<br>(00, 01, 10, 11) | _                                 |
| 8-bit PWM × 1 ch   | 11                     | _                                                                | φT1, φT16, φT256<br>(01, 10, 11)                                 | _                                                     | Output disabled                   |

| Table 374   | Register | Settings | for Each | Operating | Mode  |
|-------------|----------|----------|----------|-----------|-------|
| Table 5.7.4 | register | Settings |          | Operating | INDUE |

-: Don't care

# 3.8 16-Bit Timers/Event Counters (TMRB)

The TMP91CW28 has a 16-bit timer/event counter consisting of two identical channels (TMRB0 and TMRB1). Each channel has the following three basic operating modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

Each channel has the capture capability used to latch the value of the counter. The capture capability allows:

- Frequency measurement
- Pulse width measurement
- Time difference measurement

Figure 3.8.1 and Figure 3.8.2 are block diagrams of the TMRB0 and the TMRB1.

The main components of a TMRBn block are a 16-bit up counter, two 16-bit timer registers (One of which is double-buffered), two 16-bit capture registers, two comparators, capture control logic, a timer flip-flop and its associated control logic.

A total of eleven special function registers (SFRs) provide control over the operating modes and timer flip-flops for the TMRB0 and the TMRB1 each, which can be independently programmed. The TMRB0 and the TMRB1 are functionally equivalent. In the following sections, any references to the TMRB0 also apply to the TMRB1.

Table 3.8.1 gives the pins and registers for the two channels.

| Specificatio | Channel                             | TMRB0                     | TMRB1                     |  |  |
|--------------|-------------------------------------|---------------------------|---------------------------|--|--|
|              | External clock/capture              | TB0IN0 (Shared with P80)  | TB1IN0 (Shared with P84)  |  |  |
| External     | trigger inputs                      | TB0IN1 (Shared with P81)  | TB1IN1 (Shared with P85)  |  |  |
| pins         | Timor flip flop output              | TB0OUT0 (Shared with P82) | TB1OUT0 (Shared with P86) |  |  |
|              |                                     | TB0OUT1 (Shared with P83) | TB1OUT1 (Shared with P87) |  |  |
|              | Timer run register                  | TB0RUN (0180H)            | TB1RUN (0190H)            |  |  |
|              | Timer mode register                 | TB0MOD (0182H)            | TB1MOD (0192H)            |  |  |
|              | Timer flip-flop control<br>register | TB0FFCR (0183H)           | TB1FFCR (0193H)           |  |  |
|              |                                     | TB0RG0L (0188H)           | TB1RG0L (0198H)           |  |  |
| Registers    | Timor registors                     | TB0RG0H (0189H)           | TB1RG0H (0199H)           |  |  |
| (Addresses)  |                                     | TB0RG1L (018AH)           | TB1RG1L (019AH)           |  |  |
|              |                                     | TB0RG1H (018BH)           | TB1RG1H (019BH)           |  |  |
|              |                                     | TB0CP0L (018CH)           | TB1CP0L (019CH)           |  |  |
|              | Conturo registero                   | TB0CP0H (018DH)           | TB1CP0H (019DH)           |  |  |
|              | Capture registers                   | TB0CP1L (018EH)           | TB1CP1L (019EH)           |  |  |
|              |                                     | TB0CP1H (018FH)           | TB1CP1H (019FH)           |  |  |

#### Table 3.8.1 Pins and Registers for the TMRB0 and the TMRB1



Figure 3.8.1 TMRB0 Block Diagram



Figure 3.8.2 TMRB1 Block Diagram

## 3.8.2 Timer Components

## (1) Prescaler

The TMRB0 has a 5-bit prescaler that slows the rate of a clocking source to the counter. The prescaler clock source ( $\phi$ T0) has one-fourth the frequency selected by programming the PRCK[1:0] field of the SYSCR0 located within the clock gear.

The TBORUN bit in the TBORUN register allows the enabling and disabling of the prescaler for the TMRBO. A write of 1 to this bit starts the prescaler. A write of 0 to this bit clears and halts the prescaler. Table 3.8.2 shows prescaler output clock resolutions.

|                           |                     |                                   |                              | at fc = 10 MHz                 |  |  |  |
|---------------------------|---------------------|-----------------------------------|------------------------------|--------------------------------|--|--|--|
| Prescaler<br>Clock Source | Clock Gear<br>Value | Prescaler Output Clock Resolution |                              |                                |  |  |  |
| PRCK[1:0]                 | GEAR[2:0]           | φT1                               | φT4                          | φT16                           |  |  |  |
|                           | 000 (fc)            | 2 <sup>3</sup> /fc (0.8 μs)       | 2 <sup>5</sup> /fc ( 3.2 μs) | 2 <sup>7</sup> /fc ( 12.8 μs)  |  |  |  |
| 00                        | 001 (fc/2)          | 2 <sup>4</sup> /fc ( 1.6 μs)      | 2 <sup>6</sup> /fc ( 6.4 μs) | 2 <sup>8</sup> /fc ( 25.6 μs)  |  |  |  |
| (fepu)                    | 010 (fc/4)          | 2 <sup>5</sup> /fc ( 3.2 μs)      | 2 <sup>7</sup> /fc (12.8 μs) | 2 <sup>9</sup> /fc ( 51.2 μs)  |  |  |  |
| (IFPH)                    | 011 (fc/8)          | 2 <sup>6</sup> /fc ( 6.4 μs)      | 2 <sup>8</sup> /fc (25.6 μs) | 2 <sup>10</sup> /fc (102.4 μs) |  |  |  |
|                           | 100 (fc/16)         | 2 <sup>7</sup> /fc (12.8 μs)      | 2 <sup>9</sup> /fc (51.2 μs) | 2 <sup>11</sup> /fc (204.8 μs) |  |  |  |
| 10<br>(fc/16 clock)       | ххх                 | 2 <sup>7</sup> /fc (12.8 μs)      | 2 <sup>9</sup> /fc (51.2 μs) | 2 <sup>11</sup> /fc (204.8 μs) |  |  |  |

xxx: Don't care

### (2) Up counter (UC0)

The TMRB0 contains a 16-bit binary up counter, which is driven by a clock selected by the TB0CLK[1:0] field in the TB0MOD register. The clock input to the UC0 is either one of three prescaler outputs ( $\phi$ T1,  $\phi$ T4,  $\phi$ T16) or the external clock applied to the TB0IN0 pin.

The TBORUN bit in the TBORUN register is used to start the UC0 and to stop and clear the UC0. The UC0 is cleared to 0000H, if so enabled, when it reaches the value in the TBORG1H/L register. The TBOCLE bit in the TBOMOD register allows the user to enable and disable this clearing. If it is disabled, the UC0 acts as a free-running counter.

An overflow interrupt (INTTBOF0) is generated upon a counter overflow.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

Each timer channel has two 16-bit timer registers containing a time constant. When the up counter reaches the time constant value in each timer register, the associated comparator block generates a match-detect signal.

Setting data for both upper and lower timer registers TB0RG0 and TB0RG1 is always needed. And each of the timer registers (TB0RG0H/L, TB0RG1H/L) can be written with either a halfword-store instruction or a series of two byte-store instructions. When byte-store instructions are used, the low-order byte must be stored first, followed by the high-order byte. The 16-bit timer registers are often simply referred to as TB0RG0 and TB0RG1 without the high and low suffix.

One of the two timer registers, TB0RG0, is double-buffered. The double-buffering function can be enabled and disabled through the programming of the TB0RDE bit in the TB0RUN: 0 = disable, 1 = enable.

If double-buffering is enabled, the TB0RG0 latches a new time constant value from the register buffer. This takes place when a match is detected between the UC0 and the TB0RG1.

Upon reset, the contents of the TB0RG0 and TB0RG1 are undefined; thus, they must be loaded with valid values before the timer can be used. A reset clears the TB0RUN.TB0RDE bit to 0, disabling the double-buffering function. To use this function, the TB0RUN.TB0RDE bit must be set to 1 after loading the TB0RG0 and TB0RG1 with time constants. When TB0RUN.TB0RDE = 1, the next time constant can be written to the register buffer.

The TB0RG0 and the corresponding register buffer are mapped to the same address (0188H and 0189H). When TB0RUN.TB0RDE = 0, a time constant value is written to both the TB0RG0 and the register buffer; when TB0RUN.TB0RDE = 1, a time constant value is written only to the register buffer. Therefore, the double-buffering function should be disabled when writing an initial time constant to the timer register.

The following diagram shows the addresses of each timer register.



The timer registers are write only registers and cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

The capture registers are 16-bit registers used to latch the value of the up counter (UC0).

Data in the capture registers should be read all 16 bits. And each of the capture registers can be read with either a halfword-load instruction or a series of two byte-load instructions. When byte-load instructions are used, the low-order byte must be read first, followed by the high-order byte. The 16-bit capture registers are often simply referred to as TBnCP and TBnCP1 without the high and low suffix.

The following diagram shows the addresses of each capture register.

|                                                             | TB0                                            | CP0                                  | TBC                                           | CP1                                  |
|-------------------------------------------------------------|------------------------------------------------|--------------------------------------|-----------------------------------------------|--------------------------------------|
| 8 high-order bits<br>(TB0CP0H)8 low-order bits<br>(TB0CP0L) |                                                | 8 high-order bits<br>(TB0CP1H)       | 8 low-order bits<br>(TB0CP1L)                 |                                      |
|                                                             | 00018DH                                        | 00018CH                              | 00018FH                                       | 00018EH                              |
| -                                                           | /RB1                                           |                                      | <br>                                          |                                      |
| _<br>N                                                      | /IRB1<br>TB1                                   | CP0                                  | <br><br><br>TB1                               | CP1                                  |
| _<br>N                                                      | /IRB1<br>TB1<br>8 high-order bits<br>(TB1CP0H) | CP0<br>8 low-order bits<br>(TB1CP0L) | <br><br>TB1<br>8 high-order bits<br>(TB1CP1H) | CP1<br>8 low-order bits<br>(TB1CP1L) |

The capture registers are read-only registers and cannot be written by software.

#### (5) Capture and external interrupt control logic

This circuit block controls the capture of an up counter (UC0) value into the capture registers (TB0CP0 and TB0CP1). It also controls generation of external interrupts.

The TB0CPM[1:0] field in the TB0MOD register selects a capture trigger input to be sensed by the control logic, as well as the edge that triggers an external interrupt.

Furthermore, a counter value can be captured under software control; a write of 0 to the TB0MOD.TB0CP0I bit causes the current UC0 value to be latched into the TB0CP0. To use the capture capability, the prescaler must be running (e.g., TB0RUN.TB0PRUN = 1).

(6) Comparators (CP0 and CP1)

The TMRB0 contains two 16-bit comparators. The CP0 block compares the output of the up counter (UC0) with a time constant value in the TB0RG0. The CP1 block compares the output of the UC0 with a time constant value in the TB0RG1. When a match is detected, an interrupt (INTTB00/INTTB01) is generated.

(7) Timer flip-flops (TB0FF0 and TB0FF1)

The timer flip-flops (TB0FF0 and TB0FF1) are toggled, if so enabled, upon assertion of match-detect signals from the comparators and latch signals from the capture control logic. The toggling of the TB0FF0 and TB0FF1 can be enabled and disabled through the programming of the TB0C1T1, TB0C0T1, TB0E1T1 and TB0E0T1 bits in the TB0FFCR register.

Upon reset, the TB0FF0 and TB0FF1 assume an undefined state. They can be initialized to 1 or 0 by writing 01 or 10 to the TB0FF0C[1:0] and TB0FF1C[1:0] fields in the TB0FFCR. A write of 01 to one of these fields sets the corresponding timer flip-flop; a write of 10 clears the timer flip-flop. Additionally, a write of 00 causes the timer flip-flop to be toggled to the opposite value.

The values of the TB0FF0 and TB0FF1 can be driven onto the TB0OUT0 pin, which is multiplexed with P82 and the TB0OUT1 pin, which is multiplexed with P83, respectively. The port 8 registers (P8CR and P8FC) must be programmed to configure the P82/TB0OUT0 pin as TB0OUT0 or the P83/TB0OUT1 pin as TB0OUT1.

# 3.8.3 SFR Description

|               |             | 7          | 6             | 5 | 4 | 3      | 2                 | 1            | 0             |
|---------------|-------------|------------|---------------|---|---|--------|-------------------|--------------|---------------|
| <b>TBORUN</b> | Bit symbol  | TB0RDE     | -             |   |   | I2TB0  | <b>TB0PRUN</b>    |              | <b>TBORUN</b> |
| (0180H)       | Read/Write  | R/W        | R/W           |   |   | R/W    | R/W               |              | R/W           |
|               | Reset value | 0          | 0             | / | / | 0      | 0                 | /            | 0             |
|               | Function    | Double     | Must be       |   |   | IDLE2  | 16-bit timer      | run/stop con | trol          |
|               |             | buffering  | written as    |   |   | 0: OFF | 0: Stop and clear |              |               |
|               |             | 0: Disable | "0 <i>"</i> . |   |   | 1: ON  | 1: Run            |              |               |
|               |             | 1: Enable  |               |   |   |        |                   |              |               |
|               |             |            |               |   |   |        |                   |              |               |

TMRB0 Run Register

Counting
 0 Stop and clear
 1 Count up

I2TB0: Timer ON/OFF in IDLE2 mode TB0PRUN: Prescaler TB0RUN: TMRB0

Note: Bits1, 4, and 5 are read as undefined.

TMRB1 Run Register

TB1RUN (0190H)

|             | 7                                              | 6                             | 5 | 4 | 3                        | 2                                     | 1                     | 0      |
|-------------|------------------------------------------------|-------------------------------|---|---|--------------------------|---------------------------------------|-----------------------|--------|
| Bit symbol  | TB1RDE                                         | -                             |   | / | I2TB1                    | TB1PRUN                               |                       | TB1RUN |
| Read/Write  | R/W                                            | R/W                           | / | / | R/W                      | R/W                                   |                       | R/W    |
| Reset value | 0                                              | 0                             |   |   | 0                        | 0                                     |                       | 0      |
| Function    | Double<br>buffering<br>0: Disable<br>1: Enable | Must be<br>written as<br>"0". |   |   | IDLE2<br>0: OFF<br>1: ON | 16-bit timer<br>0: Stop and<br>1: Run | run/stop con<br>clear | trol   |
|             |                                                |                               |   |   |                          |                                       |                       |        |

 $\rightarrow$  Counting

0 Stop and clear 1 Count up

I2TB1: Timer ON/OFF in IDLE2 mode TB1PRUN: Prescaler TB1RUN: TMRB1

Note: Bits1, 4, and 5 are read as undefined.

Figure 3.8.3 TMRB Registers (1)

|            |             | 7             | 6           | 5            | 4            | 3                  | 2                | 1                 | 0               |
|------------|-------------|---------------|-------------|--------------|--------------|--------------------|------------------|-------------------|-----------------|
| TB0MOD     | Bit symbol  | TB0CT1        | TB0ET1      | TB0CPI       | TB0CPM       | 1 TB0CPM0          | TB0CLE           | TB0CLK1           | TB0CLK0         |
| (0182H)    | Read/Write  | R/            | Ŵ           | W*           |              | · ·                | R/W              |                   |                 |
|            | Reset value | 0             | 0           | 1            | 0            | 0                  | 0                | 0                 | 0               |
|            | Function    | TB0FF1 tog    | gle trigger | Software     | Capture tric | gers               | Up counter       | TMRB0 input       | t clock         |
|            |             | 0: Trigger di | sabled      | capture      | 00: Disable  | ed                 | clear control    | 00: TB0IN0 i      | nput            |
|            |             | 1: Trigger er | nabled      | 0: Capture   | INT5 ri      | sing edge          | 0: Disable       | 01: <b></b> \01   |                 |
|            |             | When UC0      | When UC0    | 1: Undefined | 01: TB0IN    | 0 ↑, TB0IN1 ↑      | 1: Enable        | 10: <b> •T</b> 4  |                 |
| Read-      |             | value is      | reaches     |              | INT5 ri      | sing edge          |                  | 11: <b></b> \0T16 |                 |
| modify-    |             | latched into  | timer       |              | 10: TB0IN    | 0 ↑, TB0IN0 ↓      |                  |                   |                 |
| write      |             | capture       | register 1  |              | INT5 fa      | alling edge        |                  |                   |                 |
| operation  |             | register 1    | value       |              | 11: TA1OL    | דע ↑<br>           |                  |                   |                 |
| supported  |             |               |             |              | TA1OL        | JT↓                |                  |                   |                 |
| Supported. |             |               |             |              | IN15 ri      | sing edge          |                  |                   |                 |
|            |             |               |             |              |              | J                  | 1                |                   |                 |
|            |             |               |             |              |              |                    |                  |                   |                 |
|            |             |               |             |              |              |                    |                  |                   |                 |
|            |             |               |             |              | Input clo    | ock                |                  |                   |                 |
|            |             |               |             |              | 00           | External input     | clock (TB0IN     | 10 input)         |                 |
|            |             |               |             |              | 01           | φT1                |                  |                   |                 |
|            |             |               |             |              | 10           | φT4                |                  |                   |                 |
|            |             |               |             |              | 11           | φT16               |                  |                   |                 |
|            |             |               |             |              |              |                    |                  |                   |                 |
|            |             |               |             |              | → Up coun    | ter (UC0) clea     | r control        |                   |                 |
|            |             |               |             |              | 0            | Disabled           |                  |                   |                 |
|            |             |               |             |              | 1            | Cleared upon       | a match with     | TB0RG1            |                 |
|            |             |               |             |              |              |                    |                  |                   |                 |
|            |             |               |             |              | Capture      | /interrupt trigg   | ers              |                   |                 |
|            |             |               |             |              |              | Captur             | re control       |                   | INT5 control    |
|            |             |               |             |              | 00           | Capture disab      | led              | INITE an          | oure at rising  |
|            |             |               |             |              |              | Latches UC0 valu   | ie into TB0CP0 a | t                 | ours at histing |
|            |             |               |             |              | 01           | rising edges of TE | 30IN0.           | edges o           | f TB0IN0        |
|            |             |               |             |              | 01           | Latches UC0 valu   | ie into TB0CP1 a | t                 |                 |
|            |             |               |             |              |              | rising edges of TE | 30IN1.           |                   |                 |
|            |             |               |             |              |              | Latches UC0 valu   | ie into TB0CP0 a | t INT5 oc         | curs at falling |
|            |             |               |             |              | 10           | rising edges of TE | 30IN0.           | edges o           | f TB0IN0.       |
|            |             |               |             |              | 10           | Latches UC0 valu   | ie into TB0CP1 a | t                 |                 |
|            |             |               |             |              |              | falling edges of T | BOINO.           |                   |                 |
|            |             |               |             |              |              | Latches UC0 valu   | ie into TB0CP0 a | t INT5 oc         | curs at rising  |
|            |             |               |             |              | 11           | rising edges of TA | A1OUT.           | edges o           | f TB0IN0.       |
|            |             |               |             |              |              | Latches UC0 valu   | e into TB0CP1 a  | t                 |                 |
|            |             |               |             |              |              | talling edges of T | A1OUT.           |                   |                 |
|            |             |               |             |              |              |                    |                  |                   |                 |
|            |             |               |             | >            | Software     | e capture          |                  |                   | 1               |
|            |             |               |             |              | 0            | Latches UC0        | value into TB    | 0CP0.             |                 |
|            |             |               |             |              | 1            | Undefined          |                  |                   |                 |

TMRB0 Mode Register

Figure 3.8.4 TMRB Registers (2)

|                     |             |               |             |              |              | -                   |                |               |                       |  |  |  |
|---------------------|-------------|---------------|-------------|--------------|--------------|---------------------|----------------|---------------|-----------------------|--|--|--|
|                     | /           | 7             | 6           | 5            | 4            | 3                   | 2              | 1             | 0                     |  |  |  |
| TB1MOD              | Bit symbol  | TB1CT1        | TB1ET1      | TB1CPI       | TB1CPM1      | TB1CPM0             | TB1CLE         | TB1CLK1       | TB1CLK0               |  |  |  |
| (0192H)             | Read/Write  | R/            | W           | W*           |              |                     | R/W            |               |                       |  |  |  |
|                     | Reset value | 0             | 0           | 1            | 0            | 0                   | 0              | 0             | 0                     |  |  |  |
|                     | Function    | TB1FF1 tog    | gle trigger | Software     | Capture trig | igers               | Up counter     | TMRB1 sour    | ce clock              |  |  |  |
|                     |             | 0: Trigger di | sabled      | capture      | 00: Disabled | d                   | clear control  | 00: TB1IN0 in | nput                  |  |  |  |
|                     |             | 1: Trigger er | nabled      | 0: Capture   | INT7 ris     | sing edge           | 0: Disable     | 01: φT1       |                       |  |  |  |
| Read-               |             | When UC0      | When UC0    | 1: Undefined | 01: TB1IN0   | ↑, TB1IN1↑          | 1: Enable      | 10:           |                       |  |  |  |
| modify-             |             | value is      | reaches     |              | INT7 ris     | sing edge           |                | 11: φT16      |                       |  |  |  |
| write               |             | latched into  | timer       |              | 10: TB1IN0   | ↑, TB1IN0↓          |                |               |                       |  |  |  |
| operation           |             | capture       | register 1  |              | INT7 fa      | alling edge         |                |               |                       |  |  |  |
| is not<br>supported |             | register 1    | value       |              | 11: TA3OU    | T↑, TA3OUT↓         |                |               |                       |  |  |  |
| supported.          |             |               |             |              | INT7 ris     | sing edge           |                |               |                       |  |  |  |
|                     |             |               |             |              |              | 1                   | 1              |               |                       |  |  |  |
|                     |             |               |             |              |              |                     |                |               |                       |  |  |  |
|                     |             |               |             |              |              |                     |                |               |                       |  |  |  |
|                     |             |               |             |              | Input clo    | ck                  |                | 10 (          | 1                     |  |  |  |
|                     |             |               |             |              |              |                     | CIOCK (TB1IN   | io input)     |                       |  |  |  |
|                     |             |               |             |              | 01 (         | ρι]<br>⊨ <b>⊤</b> ⊿ |                |               |                       |  |  |  |
|                     |             |               |             |              | 10           |                     |                |               |                       |  |  |  |
|                     |             |               |             |              | 11 (         | <b></b> ↓T16        |                |               |                       |  |  |  |
|                     |             |               |             |              |              |                     |                |               |                       |  |  |  |
|                     |             |               |             |              | Up count     | ter (UC0) clea      | r control      |               |                       |  |  |  |
|                     |             |               |             |              | 0            | Disabled            |                |               |                       |  |  |  |
|                     |             |               |             |              | 1 (          | Cleared upon        | a match with   | TB1RG1        |                       |  |  |  |
|                     |             |               |             |              |              |                     |                |               |                       |  |  |  |
|                     |             |               |             |              | Capture/     | interrupt trigge    | ers            |               |                       |  |  |  |
|                     |             |               |             |              |              | Capture             | control        | 11            | NT7 control           |  |  |  |
|                     |             |               |             |              | 00 (         | Capture disab       | led            | INT7 occur    | s at rising           |  |  |  |
|                     |             |               |             |              | L            | Latches UC0 value   | into TB1CP0 at | edges of T    | B1IN0.                |  |  |  |
|                     |             |               |             |              | 01           | rising edges of TB1 | INO.           |               |                       |  |  |  |
|                     |             |               |             |              | L            | Latches UC0 value   | into TB1CP1 at |               |                       |  |  |  |
|                     |             |               |             |              | r            | ising eages of TB1  | INT.           |               |                       |  |  |  |
|                     |             |               |             |              |              | Latches UC0 value   | INO IB1CP0 at  | edges of T    | s at failing<br>B1IN0 |  |  |  |
|                     |             |               |             |              | 10           | atches LICO value   | into TB1CP1 of | Cugos of T    |                       |  |  |  |
|                     |             |               |             |              | f            | alling edges of TB  | 11N0.          |               |                       |  |  |  |
|                     |             |               |             |              | 1            | Latches UC0 value   | into TB1CP0 at | INT7 occur    | s at rising           |  |  |  |
|                     |             |               |             |              | 11           | rising edges of TA3 | BOUT.          | edges of T    | B1IN0.                |  |  |  |
|                     |             |               |             |              | 11           | Latches UC0 value   | into TB1CP1 at |               |                       |  |  |  |
|                     |             |               |             |              | f            | alling edges of TA  | 30UT.          |               |                       |  |  |  |
|                     |             |               |             |              |              |                     |                |               |                       |  |  |  |
|                     |             |               |             | ;            | Software     | capture             |                |               |                       |  |  |  |
|                     |             |               |             |              | 0 1          | Latches UC0         | alue into TB   | 1CP0          |                       |  |  |  |
|                     |             |               |             |              | 1            | Undefined           |                |               |                       |  |  |  |
|                     |             |               |             |              | L            |                     |                |               |                       |  |  |  |

TMRB1 Mode Register

Figure 3.8.5 TMRB Registers (3)

|                                                              | 7                                                                           | 6            | 5                                              | 4                                                                                                                                                                                                                                                                                                                                      | 3                                                                                                                                                                                                                                         | 2                                                                                                                                                                                                                                                                 | 1                                                                | 0            |
|--------------------------------------------------------------|-----------------------------------------------------------------------------|--------------|------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|--------------|
| TB0FFCR Bit symbo                                            | DI TB0FF1C1                                                                 | TB0FF1C0     | TB0C1T1                                        | TB0C0T1                                                                                                                                                                                                                                                                                                                                | TB0E1T1                                                                                                                                                                                                                                   | TB0E0T1                                                                                                                                                                                                                                                           | TB0FF0C1                                                         | TB0FF0C0     |
| (0183H) Read/Wri                                             | te V                                                                        | ۷*           |                                                | R                                                                                                                                                                                                                                                                                                                                      | /W                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   | V                                                                | /*           |
| Reset val                                                    | ue 1                                                                        | 1            | 0                                              | 0                                                                                                                                                                                                                                                                                                                                      | 0                                                                                                                                                                                                                                         | 0                                                                                                                                                                                                                                                                 | 1                                                                | 1            |
| Function<br>Read-<br>modify-<br>write<br>operation<br>is not | TB0FF1 co<br>00: Toggle<br>01: Set<br>10: Clear<br>11: Don't ca<br>This for | ntrol<br>are | TB0FF0 to<br>0: Trigger<br>1: Trigger<br>UC0 → | oggle trigger<br>disabled<br>enabled<br>UC0 →                                                                                                                                                                                                                                                                                          | UC0 =                                                                                                                                                                                                                                     | UC0 =                                                                                                                                                                                                                                                             | TB0FF0 col<br>00: Toggle<br>01: Set<br>10: Clear<br>11: Don't ca | ntrol<br>are |
| supported.                                                   | I his fie                                                                   | Id is always | TB0CP1                                         | TBUCPU                                                                                                                                                                                                                                                                                                                                 | TBURG1                                                                                                                                                                                                                                    | TBURGU                                                                                                                                                                                                                                                            | I his fie<br>read as                                             | d is always  |
|                                                              |                                                                             |              |                                                | ↓       Timer         00       01         10       11         ↓       When         0       1         ↓       When         0       1 | flip-flop (TB0<br>Toggles T<br>Sets TB0F<br>Clears TB<br>Don't care<br>Toggle trig<br>Toggle trig<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>Toggle trig<br>Toggle trig<br>Toggle trig | FF0) control<br>B0FF0 (Softw<br>F0 to 1<br>0FF0 to 0<br>(Read as 11<br>s TB0RG0 va<br>ger disabled<br>ger enabled<br>s TB0RG1 va<br>ger disabled<br>ger enabled<br>s latched into<br>ger disabled<br>ger enabled<br>s latched into<br>ger disabled<br>ger enabled | vare toggle) ) alue TB0CP0 TB0CP1                                |              |

TMRB0 Flip-flop Control Register

Figure 3.8.6 TMRB Registers (4)

| TB1FFCR<br>(0193H) |             | 7            | 6           | 5                 | 4                                                                                                                                                                                                                   | 3                                                                                                                                                                                   | 2                                                                                                                                                          | 1                           | 0           |
|--------------------|-------------|--------------|-------------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-------------|
| (0193H)            | Bit symbol  | TB1FF1C1     | TB1FF1C0    | TB1C1T1           | TB1C0T1                                                                                                                                                                                                             | TB1E1T1                                                                                                                                                                             | TB1E0T1                                                                                                                                                    | TB1FF0C1                    | TB1FF0C0    |
|                    | Read/Write  | W            | /*          |                   | R                                                                                                                                                                                                                   | /W                                                                                                                                                                                  |                                                                                                                                                            | W                           | /*          |
|                    | Reset value | 1            | 1           | 0                 | 0                                                                                                                                                                                                                   | 0                                                                                                                                                                                   | 0                                                                                                                                                          | 1                           | 1           |
|                    | Function    | TB1FF1 cor   | ntrol       | TB1FF0 to         | ggle trigger                                                                                                                                                                                                        |                                                                                                                                                                                     |                                                                                                                                                            | TB1FF0 cor                  | ntrol       |
|                    |             | 00: Toggle   |             | 0: Trigger        | disabled                                                                                                                                                                                                            |                                                                                                                                                                                     |                                                                                                                                                            | 00: Toggle                  |             |
| Read-              |             | 01: Set      |             | 1: Trigger        | enabled                                                                                                                                                                                                             |                                                                                                                                                                                     |                                                                                                                                                            | 01: Set                     |             |
| write              |             | 10: Clear    |             |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     |                                                                                                                                                            | 10: Clear                   |             |
| operation          |             | 11: Don't ca | ire         | $UC0 \rightarrow$ | $UC0 \rightarrow$                                                                                                                                                                                                   | UC0 =                                                                                                                                                                               | UC0 =                                                                                                                                                      | 11: Don't ca                | are         |
| is not             |             | This fiel    | d is always | TB1CP1            | TB1CP0                                                                                                                                                                                                              | TB1RG1                                                                                                                                                                              | TB1RG0                                                                                                                                                     | This fiel                   | d is always |
| supported.         |             | read as      | "11".       |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     |                                                                                                                                                            | read as                     | "11".       |
|                    |             |              |             |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     |                                                                                                                                                            |                             |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     |                                                                                                                                                            |                             |             |
|                    |             |              |             |                   | Timor                                                                                                                                                                                                               | flip flop (TD1                                                                                                                                                                      | CCO) control                                                                                                                                               |                             |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     | Togales T                                                                                                                                                                           | B1FF0 (Softy                                                                                                                                               | vare toggle)                |             |
|                    |             |              |             |                   | 01                                                                                                                                                                                                                  | Sets TB1F                                                                                                                                                                           | F0 to 1                                                                                                                                                    | raio toggio)                |             |
|                    |             |              |             |                   | 10                                                                                                                                                                                                                  | Clears TB                                                                                                                                                                           | 1FF0 to 0                                                                                                                                                  |                             |             |
|                    |             |              |             |                   | 11                                                                                                                                                                                                                  | Don't care                                                                                                                                                                          | (Read as 11                                                                                                                                                | )                           |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     | <b>`</b>                                                                                                                                                   | )                           |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     | 201110410                                                                                                                                                                           | <b>`</b>                                                                                                                                                   | )                           |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     | UC0 reaches                                                                                                                                                                         | s TB1RG0 va                                                                                                                                                | alue                        |             |
|                    |             |              |             |                   | When 0                                                                                                                                                                                                              | UC0 reaches                                                                                                                                                                         | s TB1RG0 va<br>ger disabled                                                                                                                                | alue                        |             |
|                    |             |              |             |                   | → When<br>0<br>1                                                                                                                                                                                                    | UC0 reaches<br>Toggle trig<br>Toggle trig                                                                                                                                           | s TB1RG0 va<br>ger disabled<br>ger enabled                                                                                                                 | lue                         |             |
|                    |             |              |             |                   | → When<br>0<br>1                                                                                                                                                                                                    | UC0 reaches<br>Toggle trig                                                                                                                                                          | s TB1RG0 va<br>ger disabled<br>ger enabled                                                                                                                 | lue                         |             |
|                    |             |              |             |                   | When<br>0<br>1<br>                                                                                                                                                                                                  | UC0 reaches<br>Toggle trig<br>Toggle trig                                                                                                                                           | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va                                                                                                  | )<br>alue                   |             |
|                    |             |              |             |                   | When<br>0<br>1<br>When                                                                                                                                                                                              | UC0 reaches<br>Toggle trig<br>Toggle trig<br>UC0 reaches<br>Toggle trig                                                                                                             | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>gger disabled                                                                                 | )<br>alue<br>alue           |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>                                                                                                                                                                                                | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>Toggle trig                                                                                                             | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>gger disabled<br>gger enabled                                                                 |                             |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>1                                                                                                                                                                           | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>Toggle trig                                                                                                             | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>ger disabled<br>ger enabled                                                                   |                             |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1                                                                                                                                                            | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>Toggle trig<br>UC0 value is<br>Toggle trig                                                                              | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>ger disabled<br>ger enabled<br>i latched into                                                 | )<br>alue<br>alue<br>TB1CP0 |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1<br>0<br>1                                                                                                                                                  | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 value is<br>Toggle trig                                                               | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>gger disabled<br>gger enabled<br>a latched into<br>gger disabled                              | TB1CP0                      |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>                                                                                                                                                                            | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>Toggle trig                                                | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>ger disabled<br>ger enabled<br>s latched into<br>gger disabled<br>gger enabled                | )<br>alue<br>TB1CP0         |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1<br>→ When                                                                                                                              | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>UC0 value is                               | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>ger disabled<br>ger enabled<br>ger enabled<br>ger enabled<br>ger enabled                      | TB1CP0                      |             |
|                    |             |              |             |                   | → When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1<br>→ When<br>0<br>1<br>0<br>1<br>0<br>1<br>0<br>1<br>0<br>1<br>0<br>0<br>1<br>0<br>0<br>1<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0<br>0 | UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 reaches<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>UC0 value is<br>Toggle trig<br>UC0 value is<br>Toggle trig | s TB1RG0 va<br>ger disabled<br>ger enabled<br>s TB1RG1 va<br>gger disabled<br>gger enabled<br>gger enabled<br>gger enabled<br>gger enabled<br>gger enabled | TB1CP1                      |             |
|                    |             |              |             |                   |                                                                                                                                                                                                                     |                                                                                                                                                                                     |                                                                                                                                                            | <i>)</i>                    |             |

TMRB1 Flip-flop Control Register

Figure 3.8.7 TMRB Registers (5)

|         |                       | 7         | 6         | 5 | 4   | 3      | 2 | 1 | 0 |  |  |  |  |  |
|---------|-----------------------|-----------|-----------|---|-----|--------|---|---|---|--|--|--|--|--|
| TB0RG0L | bit Symbol            |           |           |   |     | -      |   |   |   |  |  |  |  |  |
| (0188H) | Read/Write            |           |           |   |     | W      |   |   |   |  |  |  |  |  |
|         | Reset value           |           |           |   | Und | efined |   |   |   |  |  |  |  |  |
| TB0RG0H | bit Symbol            |           |           |   |     |        |   |   |   |  |  |  |  |  |
| (0189H) | Read/Write            | W         |           |   |     |        |   |   |   |  |  |  |  |  |
|         | Reset value           | Undefined |           |   |     |        |   |   |   |  |  |  |  |  |
| TB0RG1L | bit Symbol            |           |           |   |     |        |   |   |   |  |  |  |  |  |
| (018AH) | Read/Write            |           | W         |   |     |        |   |   |   |  |  |  |  |  |
|         | Reset value           |           |           |   | Und | efined |   |   |   |  |  |  |  |  |
| TB0RG1H | bit Symbol            |           |           |   |     | _      |   |   |   |  |  |  |  |  |
| (018BH) | Read/Write            |           | W         |   |     |        |   |   |   |  |  |  |  |  |
|         | Reset value           |           | Undefined |   |     |        |   |   |   |  |  |  |  |  |
| TB1RG0L | bit Symbol            |           |           |   |     | _      |   |   |   |  |  |  |  |  |
| (0198H) | Read/Write            | W         |           |   |     |        |   |   |   |  |  |  |  |  |
|         | Reset value           | Undefined |           |   |     |        |   |   |   |  |  |  |  |  |
| TB1RG0H | bit Symbol            |           |           |   |     | -      |   |   |   |  |  |  |  |  |
| (0199H) | Read/Write            |           |           |   |     | W      |   |   |   |  |  |  |  |  |
|         | Reset value           | Undefined |           |   |     |        |   |   |   |  |  |  |  |  |
| TB1RG1L | bit Symbol            |           |           |   |     | -      |   |   |   |  |  |  |  |  |
| (019AH) | Read/Write            |           |           |   |     | W      |   |   |   |  |  |  |  |  |
|         | Reset value Undefined |           |           |   |     |        |   |   |   |  |  |  |  |  |
| TB1RG1H | RG1H bit Symbol –     |           |           |   |     |        |   |   |   |  |  |  |  |  |
| (019BH) | Read/Write            | W         |           |   |     |        |   |   |   |  |  |  |  |  |
|         | Reset value           |           |           |   | Und | efined |   |   |   |  |  |  |  |  |

TMRB Register

Note: Ther above registers are prohibited read-modify-write instruction.

Figure 3.8.8 TMRB Registers (6)

## 3.8.4 Operating Modes

(1) 16-bit interval timer mode

In the following example, the TMRB0 is used to accomplish periodic interrupt generation. The interval time is set in timer register 1 (TB0RG1), and the INTTB01 interrupt is enabled.

|             |              | 7  | 6    | 5  | 4 | 3     | 2     | 1   | 0   |                                                           |
|-------------|--------------|----|------|----|---|-------|-------|-----|-----|-----------------------------------------------------------|
| TBORUN      | $\leftarrow$ | -  | 0    | Х  | Х | -     | 0     | Х   | 0   | Stops the TMRB0.                                          |
| INTETB0     | $\leftarrow$ | Х  | 1    | 0  | 0 | Х     | 0     | 0   | 0   | Enables INTTB01, sets its priority level to 4 and disable |
|             |              |    |      |    |   |       |       |     |     | INTTB00.                                                  |
| TB0FFCR     | $\leftarrow$ | 1  | 1    | 0  | 0 | 0     | 0     | 1   | 1   | Disables the timer flip-flop toggle trigger.              |
| TB0MOD      | ←            | 0  | 0    | 1  | 0 | 0     | 1     | *   | *   | Selects a prescaler output clock as the timer             |
|             |              |    |      |    |   | (** = | = 01, | 10, | 11) | clock source and disables the capture function.           |
| TB0RG1      | $\leftarrow$ | *  | *    | *  | * | *     | *     | *   | *   | Sets the interval time                                    |
|             |              | *  | *    | *  | * | *     | *     | *   | *   | (16 bits).                                                |
| TBORUN      | $\leftarrow$ | -  | 0    | Х  | Х | -     | 1     | Х   | 1   | Starts the TMRB0.                                         |
| X: Don't ca | are, -:      | No | chan | ge |   |       |       |     |     |                                                           |

(2) 16-bit event counter mode

This mode is used to count events by interpreting the rising edges of the external counter clock (TB0IN0) as events.

The up counter (UC0) counts up on each rising clock edge. The counter value is latched into a capture register under software control. To determine the number of events (e.g., cycles) counted, the value in the capture register must be read.

|         |              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |                                                     |
|---------|--------------|---|---|---|---|---|---|---|---|-----------------------------------------------------|
| TBORUN  | $\leftarrow$ | - | 0 | Х | Х | - | 0 | Х | 0 | Stops the TMRB0.                                    |
| P8CR    | $\leftarrow$ | _ | _ | _ | _ | _ | _ | _ | 0 | Configures the P80 pin for input mode.              |
| P8FC    | $\leftarrow$ | _ | _ | _ | _ | _ | _ | _ | 1 |                                                     |
| INTETB0 | $\leftarrow$ | Х | 1 | 0 | 0 | Х | 0 | 0 | 0 | Enables INTTB01 (Interrupt level = 4) and disables  |
|         |              |   |   |   |   |   |   |   |   | INTTB00.                                            |
| TB0FFCR | $\leftarrow$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | Disables the timer flip-flop toggle trigger.        |
| TB0MOD  | $\leftarrow$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Selects the TB0IN0 input as the timer clock source. |
| TB0RG1  | $\leftarrow$ | * | * | * | * | * | * | * | * | Sets a count value                                  |
|         | $\leftarrow$ | * | * | * | * | * | * | * | * | (16 bits).                                          |
| TBORUN  | $\leftarrow$ | - | 0 | Х | Х | - | 1 | Х | 1 | Starts the TMRB0.                                   |
|         |              |   |   |   |   |   |   |   |   |                                                     |

X: Don't care, -: No change

Even when the timer is used for event counting, the prescaler must be programmed to run (e.g., the TBORUN.TBOPRUN bit must be set to 1).

(3) 16-bit programmable pulse generation (PPG) mode

The 16-bit PPG mode can be used to generate a square wave with any frequency and duty cycle. The pulse can be high going and low going, as determined by the initial setting of the timer flip-flop (TB0FF).

A square wave is generated by toggling the timer flip-flop every time the up counter UC0 reaches the values in each timer register (TB0RG0 and TB0RG1). The square-wave output is driven to the TB0OUT0 pin. In this mode, the following relationship must be satisfied:

(TB0RG0 value) < (TB0RG1 value)



Figure 3.8.8 PPG Output Waveform

If the double-buffering function is enabled, the TB0RG0 value can be changed dynamically by writing a new value into the register buffer. Upon a match between the TB0RG1 and the UC0, the TB0RG0 latches a new value from the register buffer. The TB0RG0 can be loaded with a new value upon every match, thus making it easy to generate a square wave with virtually any duty cycle.



Figure 3.8.9 Register Buffer Operation



Figure 3.8.10 shows a functional diagram of 16-bit PPG mode.

Figure 3.8.10 Functional Diagram of 16-Bit PPG Mode

The following is an example of running the timer in 16-bit PPG mode.

|               |              | 7     | 6    | 5 | 4 | 3     | 2     | 1   | 0   |                                                            |
|---------------|--------------|-------|------|---|---|-------|-------|-----|-----|------------------------------------------------------------|
| TBORUN        | ←            | 0     | 0    | Х | Х | -     | 0     | Х   | 0   | Disables the TB0RG0 double buffering and stops the         |
|               |              |       |      |   |   |       |       |     |     | TMRB0.                                                     |
| TB0RG0        | ←            | *     | *    | * | * | *     | *     | *   | *   | Defines the duty cycle.                                    |
|               | ←            | *     | *    | * | * | *     | *     | *   | *   | (16 bits).                                                 |
| TB0RG1        | ←            | *     | *    | * | * | *     | *     | *   | *   | Defines the cycle period.                                  |
|               | ←            | *     | *    | * | * | *     | *     | *   | *   | (16 bits).                                                 |
| TBORUN        | $\leftarrow$ | 1     | 0    | Х | Х | -     | 0     | Х   | 0   | Enables the TB0RG0 double buffering. (The duty cycle       |
|               |              |       |      |   |   |       |       |     |     | and cycle period are changed by the INTTB01 interrupt.)    |
| TB0FFCR       | ←            | Х     | Х    | 0 | 0 | 1     | 1     | 1   | 0   | Toggles the TB0FF0 when a match is detected between        |
|               |              |       |      |   |   |       |       |     |     | UC0 and TB0RG0 and between UC0 and TB0RG1.                 |
|               |              |       |      |   |   |       |       |     |     | Initially clears the TB0FF0 to 0.                          |
| TB0MOD        | ←            | 0     | 0    | 1 | 0 | 0     | 1     | *   | *   | Selects a prescaler output clock as the timer clock source |
|               |              |       |      |   |   | (** = | = 01, | 10, | 11) | and disables the capture function.                         |
| P8CR          | ←            | -     | -    | - | - | -     | 1     | -   | -   | Configures the P82 pin as TB0OUT0.                         |
| P8FC          | $\leftarrow$ | -     | -    | - | - | -     | 1     | -   | -   |                                                            |
| TBORUN        | $\leftarrow$ | 1     | 0    | Х | Х | -     | 1     | Х   | 1   | Starts the TMRB0.                                          |
| X: Don't care | e, –: N      | lo cł | nang | е |   |       |       |     |     |                                                            |

(4) Timing and measurement functions using the capture capability

The capture capability of the TMRBn provides versatile timing and measurement functions, including the following:

- a. One-shot pulse generation using an external trigger pulse
- b. Frequency measurement
- c. Pulse width measurement
- d. Time difference measurement
- a. One-shot pulse generation using an external trigger pulse

The TMRBn can be used to produce a one-time pulse as follows.

The 16-bit up counter (UC0) is programmed to function as a free-running counter, clocked by one of the prescaler outputs. The TB0IN0 pin is used as an active-high external trigger pulse input for latching the counter value into capture register 0 (TB0CP0).

An INT5 interrupt is generated upon detection of a rising edge on the TB0IN0/INT5 pin. A one-shot pulse has a delay and width controlled by the values stored in the timer registers (TB0RG0 and TB0RG1). Programming the TB0RG0 and TB0RG1 is the responsibility of the INT5 interrupt handler. The TB0RG0 is loaded with the sum of the TB0CP0 value (c) plus the pulse delay (d) – e.g., (c) + (d). The TB0RG1 is loaded with the sum of the TB0RG0 value plus the pulse width (p) – e.g., (c) + (d) + (p).

Next, the TB0E1T1 and TB0E0T1 bits in the timer flip-flop control register (TB0FFCR) are set to 11, so that the timer flip-flop (TB0FF0) will toggle when a match is detected between the UC0 and the TB0RG0 and between the UC0 and the TB0RG1. With the TB0FF0 toggled twice, a one-shot pulse is produced. Upon a match between the UC0 and the TB0RG1, the TMRB0 generates the INTTB01 interrupt, which must disable the toggle trigger for the TB0FF0.

Figure 3.8.11 depicts one-shot pulse generation, with annotations showing (c), (d), and (p).



Figure 3.8.11 One-shot Pulse Generation (with a delay)

Example: Generating a one-shot pulse with a width of 2 ms and a delay of 3 ms on assertion of an external trigger pulse on the TB0IN0 pin

| Settings in the main routineTBOMOD $\leftarrow$ XX101001Latches UCO value into TBOCP0 at rising edges of the<br>TB0IN0 input.TBOFFCR $\leftarrow$ XX00010TB0IN0 input.P8CR $\leftarrow$ 1P8CR $\leftarrow$ 1P8CR $\leftarrow$ 1P8CC $\leftarrow$ 1P8FC $\leftarrow$ 1P8FC $\leftarrow$ 1INTE56 $\leftarrow$ XX1000INTE50 $\leftarrow$ X00X1Starts the TMRB0.Settings in INT5INTEB0 $\leftarrow$ XX-11TB0FFCR $\leftarrow$ XXEnables the TB0FF0 toggle trigger for TB0RG0 and TB0RG1 matches.INTETB0 $\leftarrow$ X100XEnables INTB01.Settings in INTE01INTEB01INTEB01INTEB02Interpretation for TB0RC0 and TB0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                |                                          | Cloc  | king            | con          | ditior             | ns:    |        | High-sp<br>Prescal | beed<br>ler clo | clock gear: × 1 (fc)<br>ock: f <sub>FPH</sub>                                   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|------------------------------------------|-------|-----------------|--------------|--------------------|--------|--------|--------------------|-----------------|---------------------------------------------------------------------------------|
| $\begin{array}{rcrc} \text{TBOMOD} & \leftarrow X \ X \ 1 \ 0 \ 1 \ 0 \ 0 \ 1 \\ \text{TBOFFCR} & \leftarrow X \ X \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ \text{TBOFFCR} & \leftarrow X \ X \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ \text{TBOFFCR} & \leftarrow X \ X \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ \text{TBOFFCR} & \leftarrow X \ X \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ \text{TBOFFCR} & \leftarrow X \ X \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\ \text{TBOFFC} \\ \text{Clears TBOFF0 to 0.} \\ \text{Disables the toggle trigger for TBOFF0.} \\ \text{Clears TBOFF0.} \\ \text{Clears TBOFF0.} \\ \text{Configures the P82 pin as TBOOUTO.} \\ \text{P8CR} & \leftarrow - \ - \ - \ - \ 1 \ - \ - \ 1 \ - \ - \$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Settings in th | ne main i                                | outin | <u>e</u>        |              |                    | _      |        |                    | $\rightarrow$   | Places the counter in free-running mode                                         |
| TBOFFCR $\leftarrow$ XX00010TBOIN0 input.P8CR $\leftarrow$ 1P8FC $\leftarrow$ 1P8FC $\leftarrow$ 1P8FC $\leftarrow$ 1P8FC $\leftarrow$ 1P8FC $\leftarrow$ 10Disables the toggle trigger for TBOFF0.INTE56 $\leftarrow$ XX10Enables INT5 and disables INTTB00 and INTTB01.INTETB0 $\leftarrow$ X00X00TBORG0TBORG1 $\leftarrow$ TBORG0 + 3 ms/\phiT1TBORG0 + 2 ms/\phiT1TBORG1 matches.INTETB0 $\leftarrow$ X100X-INTETB0 $\leftarrow$ X100X-INTETB0 $\leftarrow$ X100Settings in INTTB01TBOFFCR $\leftarrow$ XXTBOFFCR $\leftarrow$ XXEnables INTTB01TTBOFFCR $\leftarrow$ XXDisables in INTTB01TBOFFCR $\leftarrow$ XXDisables in INTTB01<                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | TB0MOD         | ← X                                      | х     | 1               | 0            | 1                  | 0      | 0      | 「<br>1             | $\rightarrow$   | Selects $\phi$ T1 as the counter clock source.                                  |
| P8CR $\leftarrow$ $                                                                                                                                                                      -$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | TB0FFCR        | ← X                                      | Х     | 0               | 0            | 0                  | 0      | 1<br>∟ | 0<br>              | $\rightarrow$   | TB0IN0 input.<br>Clears TB0FF0 to 0.<br>Disables the toggle trigger for TB0FF0. |
| INTE56 $\leftarrow$ X X 1 0 0<br>INTETB0 $\leftarrow$ X 0 0 0 X 0 0 0<br>TBORUN $\leftarrow$ - 0 X X - 1 X 1<br>Settings in INT5<br>TBORG0 $\leftarrow$ TB0CP0 + 3 ms/ $\phi$ T1<br>TBORG1 $\leftarrow$ TB0RG0 + 2 ms/ $\phi$ T1<br>TBOFFCR $\leftarrow$ X X 1 1<br>INTETB0 $\leftarrow$ X 1 0 0 X<br>Settings in INTB01.<br>TBOFFCR $\leftarrow$ X X 0 0<br>Settings in INTTB01<br>TBOFFCR $\leftarrow$ X X 0 0<br>Display the TB0EE0 tends trigger for TB0RC0 and TB0RC0 and TB0RC0 tends trigger for TB0RC0 and TB0RC0 and TB0RC0 tends trigger for TB0RC0 and TB0RC0 tends to the TB0EE0 tends to the TB0EE0 tends to the TB0EE0 tends to the TB0EE0 tends to the TB0EC0 and tends to the TB0EE0 tends to the TB0EE0 tends to the TB0EC0 and tends to the TB0EE0 tends to the tends | P8CR<br>P8FC   | $\leftarrow$ - $\leftarrow$ -            | -     | _               | -            | -                  | 1<br>1 | -      | -                  | }               | . Configures the P82 pin as TB0OUT0.                                            |
| $\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | INTE56         | ← X                                      | -     | -               | -            | Х                  | 1      | 0      | 0                  |                 | Enables INT5 and disables INTTB00 and INTTB01.                                  |
| Settings in INT5         TB0RG0       ←       TB0CP0 + 3 ms/\\$T1         TB0RG1       ←       TB0RG0 + 2 ms/\\$T1         TB0FFCR       ←       X       X       -         INTETB0       ←       X       X       -       -         INTETB0       ←       X       1       0       0       X       -       -         Settings in INTTB01       TB0FFCR       ←       X       X       -       -       Enables INTTB01.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | TBORUN         | $\leftarrow X \rightarrow - \rightarrow$ | 0     | 0<br>X          | 0<br>X       | Х<br>-             | 0<br>1 | 0<br>X | 0<br>1             |                 | Starts the TMRB0.                                                               |
| TB0FFCR $\leftarrow$ X $-$ 1       1 $ -$ Enables the TB0FF0 toggle trigger for TB0RG0 and TB0RG1 matches.         INTETB0 $\leftarrow$ X       1       0       0       X $ -$ Enables INTTB01.         Settings in INTTB01         TB0FFCR $\leftarrow$ X       X $ -$ Display the TB0EE0 toggle trigger for TB0RC0 and TB0EC0 and TB0FFCR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Settings in IN | <u>\T5</u><br>← TE<br>← TE               | 30CP  | 0 + 3<br>30 + 2 | 3 ms<br>2 ms | / <sub>\$</sub> T1 |        |        |                    |                 |                                                                                 |
| $[INTETB0 \leftarrow X \ 1 \ 0 \ 0 \ X \ - \ - \ Constrained in the transfer of the tr$                                                                      | TB0FFCR        | ← X                                      | Х     | _               | -            | 1<br>              | 1      | -      | -                  |                 | Faching the TROFFO toggle trigger for TRORCO and                                |
| Settings in INTTB01<br>TB0FFCR $\leftarrow X X 0 0$<br>Dischlose the TB0EE0 taggle trigger for TB0BC0 and                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                | ← X                                      | 1     | 0               | 0            | х                  | -      | _      | _                  |                 | TBORG1 matches.<br>Enables INTTB01.                                             |
| TB0FFCR $\leftarrow X X 0 0$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | Settings in IN | NTTB01                                   |       |                 |              |                    |        |        |                    |                 |                                                                                 |
| TB0RG1 matches.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | TB0FFCR        | ← X                                      | Х     | _               | -            | 0<br>              | 0      | -      | _                  | $\rightarrow$   | Disables the TB0FF0 toggle trigger for TB0RG0 and TB0RG1 matches.               |
| $\Box$ INTETB0 ← X 0 0 0 X Disables INTTB01.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                | ← X                                      | 0     | 0               | 0            | Х                  | -      | -      | _                  |                 | Disables INTTB01.                                                               |

If no delay is necessary, enable the TB0FF0 toggle trigger for a capture of the UC0 value into the TB0CP0. Use the INT5 interrupt to load the TB0RG1 with a sum of the TB0CP0 value (c) plus the pulse width (p) and to enable the TB0FF0 toggle trigger for a match between the UC0 and TB0RG1 values. A match generates the INTTB01 interrupt, which then is to disable the TB0FF0 toggle trigger.



Figure 3.8.12 One-shot Pulse Generation (without a delay)

b. Frequency measurement

The capture function can be used to measure the frequency of an external clock. Frequency measurement requires a 16-bit TMRBn channel running in event counter mode and the 8-bit TMRA01. The timer flip-flop (TA1FF) in the TMRA01 is used to define the duration during which a measurement is taken.

Select the TB0IN0 pin as the clock source for the TMRB0. Set the TB0CPM[1:0] field in the TB0MOD to 11 to select the TA1FF output signal from the TMRA01 as a capture trigger input. This causes the TMRB0 to latch the 16-bit up counter (UC0) value into capture register 0 (TB0CP0) on the low-to-high transition of the TA1FF and into capture register 1 (TB0CP1) on the next high-to-low transition of the TA1FF.

Either the INTTA0 or INTTA1 interrupt generated by the 8-bit timer can be used to make a frequency calculation.



Figure 3.8.13 Frequency Measurement

For example, if the TA1FF of the 8-bit timer is programmed to be at logic 1 for a period of 0.5 seconds and the difference between the values captured into the TB0CP0 and TB0CP1 is 100, then the TB0IN0 frequency is calculated as  $100 \div 0.5 \text{ s} = 200 \text{ Hz}.$ 

c. Pulse width measurement

The capture function can be used to measure the pulse width of an external clock. The external clock is applied to the TB0IN0 pin. The up counter (UC0) is programmed to operate as a free-running counter, clocked by one of the prescaler outputs. The capture function is used to latch the UC0 value into capture register 0 (TB0CP0) at the clock rising edge and into capture register 1 (TB0CP1) at the next clock falling edge. An INT5 interrupt is generated at the falling edge of the TB0IN0 input.

Multiplying the counter clock period by the difference between the values captured into the TB0CP0 and TB0CP1 gives the high pulse width of the TB0IN0 clock.

For example, if the prescalar output clock has a period of 0.8  $\mu s$  and the difference between the TB0CP0 and TB0CP1 is 100, the high pulse width is calculated as 0.8  $\mu s \times 100 = 80 \ \mu s.$ 

Measuring a pulse width exceeding the maximum counting time for the UC0, which depends on the clock source, requires software programming.



Figure 3.8.14 Pulse Width Measurement

Note: To measure a pulse width, set the TB0CPM[1:0] field of the TB0MOD to 10, so that an INT5 external interrupt is generated at the falling edge of the TB0IN0 input. Otherwise, an INT5 interrupt is generated at the rising edge of the TB0IN0 input.

The low pulse width can be measured by the second INT5 interrupt. This is accomplished by multiplying the counter clock period by the difference between the TB0CP0 value at the first C2 and the TB0CP1 value at the second C1.

d. Time difference measurement

The capture function can be used to measure the time difference between two event occurrences. The 16-bit up counter (UC0) is programmed to operate as a free-running counter. The UC0 value is latched into capture register 0 (TB0CP0) on the rising edge of TB0IN0. An INT5 interrupt is generated at this time.

Then, the UC0 value is latched into capture register 1 (TB0CP1) on the rising edge of TB0IN1. An INT6 interrupt is generated at this time.

The time difference between the two events that occurred on the TB0IN0 and TB0IN1 pins is calculated by multiplying the counter clock period by the difference between the TB0CP1 and TB0CP0 values.



Figure 3.8.15 Time Difference Measurement

# 3.9 Serial I/O (SIO)

The TMP91CW28 contains a single serial I/O channel (SIO). The SIO provides universal asynchronous receiver/transmitter (UART) mode and synchronous I/O interface mode.

- I/O interface mode \_\_\_\_\_ Transmits/receives a serial clock (SCLK) as well as data streams for a synchronous clock mode of operation.
- UART mode Mode 1: 7 data bits Mode 2: 8 data bits Mode 3: 9 data bits

In mode 1 and mode 2, each character can include a parity bit. In mode 3, the SIO channel operates in a wakeup mode for multidrop applications in which a master station is connected to several slave stations through a serial link.

Figure 3.9.2 is a block diagram of the SIO channel. The main components of the SIO channel are a clock prescaler, a serial clock generator, a receive buffer, a receive controller, a transmit buffer and a transmit controller.

• Mode 0 (I/O interface mode)

$$\overbrace{\text{Bit0}}{1} 1 2 3 4 5 6 7 7$$

$$\overbrace{\text{Goes out first}}{6} 7 7 7$$

• Mode 1 (7-bit UART mode)

• Mode 3 (9-bit UART mode)





## 3.9.1 Block Diagrams



Figure 3.9.2 SIO Block Diagram

# 3.9.2 SIO Components

### (1) Prescaler

The SIO has a 6-bit prescaler that slows the rate of a clocking source to the serial clock generator. The prescaler clock source ( $\phi$ T0) has one-fourth the frequency selected by programming the PRCK[1:0] field of the SYSCR0 located within the clock gear.

The serial clock is selectable from several clocks, the prescaler is only enabled when the baud rate generator output clock is selected as a serial clock. Table 3.9.1 shows prescaler output clock resolutions.

| Prescaler Clock<br>Source | Clock Gear<br>Value | Pre                | escaler C<br>Reso  | output Cl           | ock                 |
|---------------------------|---------------------|--------------------|--------------------|---------------------|---------------------|
| PRCK[1:0]                 | GEAR[2:0]           | <b>φ</b> Τ0        | φT2                | <b>φ</b> Τ8         | φT32                |
|                           | 000 (fc)            | 2 <sup>2</sup> /fc | 2 <sup>4</sup> /fc | 2 <sup>6</sup> /fc  | 2 <sup>8</sup> /fc  |
|                           | 001 (fc/2)          | 2 <sup>3</sup> /fc | 2 <sup>5</sup> /fc | 2 <sup>7</sup> /fc  | 2 <sup>9</sup> /fc  |
| 00<br>(f=p++)             | 010 (fc/4)          | 2 <sup>4</sup> /fc | 2 <sup>6</sup> /fc | 2 <sup>8</sup> /fc  | 2 <sup>10</sup> /fc |
| (IFPH)                    | 011 (fc/8)          | 2 <sup>5</sup> /fc | 2 <sup>7</sup> /fc | 2 <sup>9</sup> /fc  | 2 <sup>11</sup> /fc |
|                           | 100 (fc/16)         | 2 <sup>6</sup> /fc | 2 <sup>8</sup> /fc | 2 <sup>10</sup> /fc | 2 <sup>12</sup> /fc |
| 10<br>(fc/16 clock)       | ХХХ                 | -                  | 2 <sup>8</sup> /fc | 2 <sup>10</sup> /fc | 2 <sup>12</sup> /fc |

| Table 3.9.1 Prescaler Output Clock Resolutions | Table 3.9.1 | Prescaler | Output | Clock | Resolutions |
|------------------------------------------------|-------------|-----------|--------|-------|-------------|
|------------------------------------------------|-------------|-----------|--------|-------|-------------|

XXX: Don't care, -: Setting prohibited

Prescaler output taps can be divide-by-1 ( $\phi$ T0), divide-by-4 ( $\phi$ T2), divide-by-16 ( $\phi$ T8), and divide-by-64 ( $\phi$ T32).

(2) Baud rate generator

The frequency used to transmit and receive data through the SIO is derived from the baud rate generator. The clock source for the baud rate generator can be selected from the 6-bit prescaler outputs ( $\phi$ T0,  $\phi$ T2,  $\phi$ T8,  $\phi$ T32) through the programming of the BR0CK[1:0] field in the BR1CR.

The baud rate generator contains a clock divider that can divide the selected clock by 1, N + (16 - K)/16, or 16. The clock divisor is programmed into the BR1ADDE and BR0S[3:0] bits in the BR1CR and the BR0K[3:0] bits in the BR1ADD.

- UART mode
- (1) When BR1CR.BR1ADDE = 0

When the BR1CR.BR1ADDE bit is cleared, the BR1ADD.BR0K[3:0] field has no meaning or effect. In this case, the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR1CR.BR0S[3:0] field.

(2) When BR1CR.BR1ADDE = 1

Setting the BR1CR.BR1ADDE bit enables the N + (16 - K)/16 clock division function. The baud rate generator input clock is divided down according to the value of N (2 to 15) programmed in the BR1CR.BR0S[3:0] field and the value of K (1 to 15) programmed in the BR1ADD.BR0K[3:0] field.

Note: Setting N to 1 or 16 disables the N + (16 - K)/16 clock division function. When N = 1 or 16, the BR1CR.BR1ADDE bit must be cleared.

• I/O interface mode

•

I/O Interface mode cannot utilize the N + (16 - K)/16 clock division function. The BR1CR.BR1ADDE must be cleared, so the baud rate generator input clock is divided down by a value of N (1 to 16) programmed in the BR1CR.BR0S[3:0] field.

When the baud rate generator is used, the baud rate is calculated as follows:

• UART mode  
Baud rate = 
$$\frac{\text{Baud rate generator input clock}}{\text{Baud rate generator divisor}} \div 16$$

• I/O interface mode

Baud rate =  $\frac{\text{Baud rate generator input clock}}{\text{Baud rate generator divisor}} \div 2$ 

Integral clock division (divide-by-N) fc = 9.8304 MHz Input clock:  $\phi$ T2 Clock divisor N (BR1CR.BR0S[3:0]) = 5 BR1CR.BR1ADDE = 0 Clocking conditions:  $\left(\begin{array}{c} High-speed clock gear: \times 1 (fc) \\ Prescaler clock: f_{FPH} \end{array}\right)$ 

The baud rate is determind as follows:

Baud rate = 
$$\frac{\text{fc}/16}{4} \div 16$$

 $= 9.8304 \times 10^6 \div 16 \div 4 \div 16 = 9600$  (bps)

- Note: Clearing the BR1CR.BR1ADDE bit to 0 disables the N + (16 K)/16 clock division function. At this time, the BR1ADD.BR0K[3:0] field is ignored.
- N + (16 K)/16 clock division (UART mode only)

 $\label{eq:rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_rescaled_$ 

The baud rate is determind as follows:

Baud rate = 
$$\frac{fc/4}{7 + (16 - 3)} \div 16$$
  
=  $4.8 \times 10^6 \div 4 \div (7 + \frac{13}{16}) \div 16 = 9600$  (bps)

Table 3.9.2 show the UART baud rates obtained with various combinations of clock inputs and clock divisor values.

The SIO can use an external clock as a serial clock, bypassing the baud rate generator. When an external clock is used, the baud rate is determined as shown below.

• UART mode

Baud rate = external clock input ÷ 16

The external clock period must be greater than or equal to 4/fc.

• I/O interface mode

Baud rate = external clock input

The external clock period must be greater than or equal to 16/fc.

| (wr        | ien the baud rate generator is t                                                       | Ised and BR | ICR.BRIAL | DE = 0 | Unit: Kbps |
|------------|----------------------------------------------------------------------------------------|-------------|-----------|--------|------------|
| fc [MHz]   | Baud Rate Generator<br>Input Clock<br>Divisor N<br>(Programmed in BR1CR.<br>BR0S(3:01) | φΤΟ         | φT2       | φΤ8    | φT32       |
| 9.830400   | 2                                                                                      | 76.800      | 19.200    | 4.800  | 1.200      |
| $\uparrow$ | 4                                                                                      | 38.400      | 9.600     | 2.400  | 0.600      |
| $\uparrow$ | 8                                                                                      | 19.200      | 4.800     | 1.200  | 0.300      |
| $\uparrow$ | 0                                                                                      | 9.600       | 2.400     | 0.600  | 0.150      |

Table 3.9.2 UART Baud Rate Selection

(when the baud rate generator is used and BR1CR.BR1ADDE = 0) Unit: kbps

Note 1: In I/O interface mode, the transfer rate is eight times the value shown in this table. Note 2: This table assumes: clock gear = fc, prescaler clock source ( $\phi$ T0) = f<sub>FPH</sub>

Timer out clock (TA0TRG) can be used for source clock of UART mode only.

Calculation method the frequency of TA0TRG

Frequency of TA0TRG = Baud rate  $\times$  16

Note : I/O interface mode cannot utilize the trigger output signal from the 8-bit timer TMRA0 as a serial clock.
(3) Serial clock generator

This block generates a basic clock (SIOCLK) that controls the transmit and receive circuit.

• I/O interface mode

When the SCLK pin is configured as an output by clearing the SC1CR.IOC bit to 0, the output clock from the baud rate generator is divided by two to generate the SIOCLK clock. When the SCLK pin is configured as an input by setting the SC1CR.IOC bit to 1, the external SCLK clock is used as the SIOCLK clock; the SC1CR.SCLKS bit determines the active clock edge.

• UART mode

The SIOCLK clock is selected from a clock produced by the baud rate generator, the system clock (f<sub>SYS</sub>), the trigger output signal from the 8-bit timer TMRA0, and the external SCLK clock, according to the setting of the SC1MOD0.SC[1:0] field.

(4) Receive counter

The receive counter is a 4-bit binary up counter used in UART mode. This counter is clocked by SIOCLK. The receiver utilizes 16 clocks for each received bit, and oversamples each bit three times around their center (with 7th to 9th clocks), unless fSYS is used for the basic clock. The value of a bit is determined by voting logic which takes the value of the majority of three samples. For example, if the three samples of a bit are 1, 0 and 1, then that bit is interpreted as a 1; if the three samples of a bit are 0, 0 and 1, then that bit is interpreted as a 0.

- (5) Receive controller
  - I/O interface mode

If the SCLK pin is configured as an output by clearing the SC1CR.IOC bit to 0, the receive controller samples the RXD input at the rising or falling edge of the shift clock driven out from the SCLK pin, as programmed in the SC1CR.SCLKS bit. If the SCLK pin is configured as an input by setting the SC1CR.IOC bit to 1, the receive controller samples the RXD input at either the rising or falling edge of the SCLK clock, as programmed in the SC1CR.SCLKS bit.

• UART mode

The receive controller contains the start bit detection logic. Once a valid start bit is detected (at least two 0 are detected among three samples), the receive controller begins sampling the incoming data streams. The start bit, each data bit and the stop bit are sampled three times for 2-of-3 majority voting.

(6) Receive buffer

The receive buffer is double-buffered to prevent overrun errors. Received data is serially shifted bit by bit into receive buffer 1. When a whole character (e.g., 7 or 8 bits, as programmed) is loaded into receive buffer 1, it is transferred to receive buffer 2 (SC1BUF), and a receive-done interrupt (INTRX) is generated.

The CPU reads a character from receive buffer 2 (SC1BUF). Receive buffer 1 can accept a new character through the RXD pin before the CPU picks up the previous character in receive buffer 2. However, the CPU must read receive buffer 2 before receive buffer 1 is filled with a new character. Otherwise, an overrun error occurs, causing the character previously in receive buffer 1 to be lost. Even in that case, the contents of receive buffer 2 and the SC1CR.RB8 bit are preserved.

The SC1CR.RB8 bit holds the parity bit for an 8-bit UART character and the most-significant (e.g., address/data flag) bit for a 9-bit UART character.

In 9-bit UART mode, the receiver wakeup feature allows the slave station in a multidrop system to wakeup whenever an address character is received. Setting the SC1MOD0.WU bit enables the wakeup feature. When the SC1CR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX interrupt.

(7) Transmit counter

The transmit counter is a 4-bit binary up counter used in UART mode. Like the receive counter, the transmit counter is also clocked by SIOCLK. The transmitter generates a transmit clock (TXDCLK) pulse every 16 SIOCLK pulses.



Figure 3.9.3 Transmit Clock Generation

- (8) Transmit controller
  - I/O interface mode

If the SCLK pin is configured as an output by clearing the SC1CR.IOC bit to 0, the transmit controller shifts out each bit in the transmit buffer to the TXD pin at the rising or falling edge of the shift clock driven out on the SCLK pin, as programmed in the SC1CR.SCLKS bit. If the SCLK pin is configured as an input by setting the SC1CR.IOC bit to 1, the transmit controller shifts out each bit in the transmit buffer to the TXD pin at either the rising or falling edge of the SCLK pin, as programmed in the SC1CR.SCLKS bit.

• UART mode

Once the CPU loads a character into the transmit buffer, the transmit controller begins transmission at the next rising edge of TXDCLK, producing a transmit shift clock (TXDSFT).

## <u>Handshaking</u>

If the  $\overline{\text{CTS}}$  operation is enabled, the  $\overline{\text{CTS}}$  input must be low in order for the character to be transmitted. This feature can be used for flow control to prevent overrun in the receiver. The SC1MOD0.CTSE bit enables and disables the  $\overline{\text{CTS}}$  operation.

If the  $\overline{\text{CTS}}$  pin goes high in the middle of a transmission, the transmit controller stops transmission upon completion of the current character until  $\overline{\text{CTS}}$  again goes low. If so enabled, the transmit controller generates the INTTX interrupt to notify the CPU that the transmit buffer is empty. After the CPU loads the next character into the transmit buffer, the transmit controller remains in idle state until it detects  $\overline{\text{CTS}}$  going low.

Although the SIO does not have the  $\overline{\text{RTS}}$  pin, any general-purpose port pins can serve as the  $\overline{\text{RTS}}$  pin. The receiving device uses the  $\overline{\text{RTS}}$  output to control the  $\overline{\text{CTS}}$  input of the transmitting device. Once the receiving device has received a character,  $\overline{\text{RTS}}$  should be set to high in the receive-done interrupt handler to temporarily stop the transmitting device from sending the next character. This way, the user can easily implement a two-way handshake protocol.



Figure 3.9.4 Handshaking Signals



- Note: a. When CTS goes high in the middle of transmission, the transmitter stops transmission after the current character has been sent.
  - b. The transmitter starts transmission at the first falling edge of the TXDCLK clock after the CTS signal goes low.

Figure 3.9.5 Clear-to-send (CTS) Signal Timing

## (9) Transmit buffer

Once the CPU loads a character into the transmit buffer (SC1BUF), it is shifted out on the TXD output, with the least-significant bit first, clocked by the transmit shift clock TXDSFT from the transmit controller. When the transmit buffer is empty and ready to be loaded with the next character, the INTTX interrupt is generated to the CPU.

## (10) Parity controller

For transmit operations, setting the SC1CR.PE enables parity generation in 7- and 8-bit UART modes. The SC1CR.EVEN bit selects either even or odd parity.

If enabled, the parity controller automatically generates parity for the character in the transmit buffer (SC1BUF). In 7-bit UART mode, the TB7 bit in the SC1BUF holds the parity bit. In 8-bit UART mode, the TB8 bit in the SC1MOD holds the parity bit. The parity bit is set after the character has been transmitted. The SC1CR.PE and SC1CR.EVEN bits must be programmed prior to a write to the transmit buffer.

For receive operations, the parity controller automatically computes the expected parity when a character in receive buffer 1 is transferred to receive buffer 2 (SC1BUF). The received parity bit is compared to the SC1BUF.RB7 bit in 7-bit UART mode and to the SC1CR.RB8 bit in 8-bit UART mode. If a character is received with incorrect parity, the SC1CR.PERR bit is set.

## (11) Error flags

The SC1CR has the following error flag bits that indicate the status of the received character for improved data reception reliability.

## 1. Overrun error (OERR)

An overrun error is reported if all bits of a new character are received into receive buffer 1 when receive buffer 2 (SC1BUF) still contains a valid character.

The following shows an example processing flow when an overrun error occurs:

(Receive interrupt routine)

- 1) Read the receive buffer.
- 2) Read the error flags.
- 3) if OERR = 1

then

- a) Disable reception: Write 0 to RXE.
- b) Wait until the current frame is completed.
- c) Read the receive buffer.
- d) Read the error flags.
- e) Enable reception: Write 1 to RXE.
- f) Request retransmission.
- 4) Other processing

2. Parity error (PERR)

A parity error is reported when the parity bit attached to a character received on the RXD pin does not match the expected parity computed from the character transferred to receive buffer 2 (SC1BUF).

3. Framing error (FERR)

A framing error is reported when a 0 is detected where a stop bit was expected. (The middle three of the 16 samples are used to determine the bit value.)

## (12) Signal generation timing

a. UART mode

Receive operation

| Mode          | 9 Data Bits                         | 8 Data Bits with<br>Parity                   | 8 Data Bits with No Parity<br>7 Data Bits with Parity<br>7 Data Bits with No Parity |
|---------------|-------------------------------------|----------------------------------------------|-------------------------------------------------------------------------------------|
| Interrupt     | Middle of the last bit (e.g., bit8) | Middle of the last bit<br>(e.g., parity bit) | Middle of the stop bit                                                              |
| Framing error | Middle of the stop bit              | Middle of the stop bit                       | Middle of the stop bit                                                              |
| Parity error  | _                                   | Middle of the last bit<br>(e.g., parity bit) | Middle of the stop bit                                                              |
| Overrun error | Middle of the last bit (e.g., bit8) | Middle of the last bit (e.g., parity bit)    | Middle of the stop bit                                                              |

Note: In 9 data bits and 8 data bits with No Parity mode, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

#### Transmit operation

| Mode      | 9 Data Bits                                    | 8 Data Bits with<br>Parity | 8 Data Bits with No Parity<br>7 Data Bits with Parity<br>7 Data Bits with No Parity |
|-----------|------------------------------------------------|----------------------------|-------------------------------------------------------------------------------------|
| Interrupt | Immediately before the stop bit is shifted out | ←                          | ←                                                                                   |

## b. I/O interface mode

| Transmit<br>interrupt | SCLK output mode | Immediately after last bit data (See<br>Figure 3.9.13)                                                                                        |
|-----------------------|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
|                       | SCLK input mode  | Immediately after the rising or falling edge of the last SCLK pulse, as programmed (See Figure 3.9.14)                                        |
| Receive<br>interrupt  | SCLK output mode | When a received character has been transferred to receive buffer 2 (SC1BUF) (e.g., immediately after the last SCLK pulse) (See Figure 3.9.15) |
|                       | SCLK input mode  | When a received character has been transferred to receive buffer 2 (SC1BUF) (e.g., immediately after the last SCLK pulse) (See Figure 3.9.16) |

## 3.9.3 SFR Description

|         |             |                      |           | S        | erial N             | Node  | e Cont  | rol R   | egiste       | r O     |               |              |            |            |                  |       |             |         |  |  |
|---------|-------------|----------------------|-----------|----------|---------------------|-------|---------|---------|--------------|---------|---------------|--------------|------------|------------|------------------|-------|-------------|---------|--|--|
|         |             | 7                    |           | 6        | Ę                   | 5     | 4       |         | 3            |         | 2             |              | 1          | 0          | )                |       |             |         |  |  |
| SC1MOD0 | Bit symbol  | TB8                  |           | CTSE     | R                   | ΚE    | W       | U       | SM           | 1       | SM            | 0            | SC1        | SC         | 0                |       |             |         |  |  |
| (020AH) | Read/Write  |                      |           |          |                     |       |         | R/      | W            |         |               |              |            |            |                  |       |             |         |  |  |
|         | Reset value | 0                    |           | 0        | (                   | )     | 0       |         | 0            |         | 0             |              | 0          | 0          | )                |       |             |         |  |  |
|         | Function    | Bit8 of a transmitte | Hai       | ndshake  | Receiv              | /e    | Wakeu   | ab<br>a | Serial       | transfe | er mod        | e Sei        | rial clock | (for UA    | RT)              |       |             |         |  |  |
|         |             | character            | . cor     | control  | 0 <sup>.</sup> Disa | ables | 0: Disa | bled    | 00:1/0       |         |               |              |            | to gonor   | er)              |       |             |         |  |  |
|         |             |                      | 0: L<br>Č |          | rece                | eiver | 1: Enal | bled    | 10· 8-h      | oit UAF |               | de 101.      | Interna    | l fovo c   |                  |       |             |         |  |  |
|         |             |                      | 0         | peration | 1: Ena              | bles  |         |         | 11: 9-b      | bit UAF | RT mod        | de 11:       | Externa    | al clock   | JOOK             |       |             |         |  |  |
|         |             |                      | 1: E      | nables   | rece                | eiver |         |         |              |         |               |              | (SCLK      | input)     |                  |       |             |         |  |  |
|         |             |                      | Ō         | CTS      |                     |       |         |         |              |         |               |              |            |            |                  |       |             |         |  |  |
|         |             |                      | 0         | peration |                     |       |         |         |              |         |               |              |            |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               |              |            | <u> </u>   |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         | Г            |         |               |              |            |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              | Γ       | _             |              |            | <b>.</b>   |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | → Ser         | ial clock (  | for UAR    | RT)        |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 00            | Baud rat     | te dener   | a from the | e TNRAU timei    |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 10            | Internal     | feve clo   | nck        |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 11            | External     | clock (    | SCLK ir    | (tuq             |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | Note          | : In I/O i   | nterface   | e mode,    | , the serial     |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               | control      | register   | · (SC1C    | R) is used       |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               | to selec     | ct the clo | ock sou    | rce.             |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               |              |            | l          |                  | → Ser | ial transfe | er mode |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               |              | 00         | I/O inter  | rface mo         | ode   |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              | 01      |               |              | 7-bit      |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       | 1(      | 10      | 10 UART mode | node    | 8-bit         |              |            |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 11            |              |            | 9-bit      |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | -> \//a       | keun func    | rtion      |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               | 9-Bit UA     | ART mo     | de         | Other mode       |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 0             | Interrupt    | on every   | /          |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 1             | Interrupt    |            | en         | Don't care       |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               | SCICK.       | ND0 – 1    |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | → Rec         | ceive cont   | trol       |            | 1                |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 0             | Disable      | s receiv   | rer        |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 1             | Enables      | s receive  | er         |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | → <u>Ha</u> r | ndshake (    | CTS)c      | ontrol     |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 0             | Disable (/   | Accepts da | ata stream | ns at all times) |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | 1             | Enable       | •          |            |                  |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         | → D;+0        | of a tran    | emittad    | charact    | tor              |       |             |         |  |  |
|         |             |                      |           |          |                     |       |         |         |              |         |               | o or a trans | Smilled    | Unaraci    |                  |       |             |         |  |  |

Figure 3.9.6 SIO Registers (1)



Serial Control Register 1

Note: All error flags are cleared to 0 when read. These bits should not be tested using a bit test instruction.

Figure 3.9.7 SIO Registers (2)

| ICR<br>BH)       T       6       5       4       3       2       1       0         ICR<br>BH)       Bit symbol       -       BR1ADDE       BR1CK1       BR1CK0       BR1S3       BR1S2       BR1S1       BR1S3         Read/Write       R/W       R/W       R/H       R/H       R/H       R/H       BR1S2       BR1S1       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S1       BR1S2       BR1S1       BR1S1       BR1S1       BR1S2       BR1S1       BR1S2       BR1S1       BR1S3       BR1S1       BR1S3       BR1S1       BR1S3       BR1S1       BR1S1       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S2       BR1S1       BR1S3       BR1S2       BR1S1       BR1S33       BR1S2       BR1S1       BR1S3       BR1S3       BR1S2       BR1S1       BR1S3       BR1S2       BR1S2       BR1S2       BR1S1       BR1S2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                               |                 |                               | Baud R                                                    | late Ger                                  | nerator    | Cont    | rol Registe    | er 1                         |                                |          |  |  |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------------------------------|-----------------------------------------------------------|-------------------------------------------|------------|---------|----------------|------------------------------|--------------------------------|----------|--|--|
| Bit symbol          BR1ADDE         BR1Ck1         BR1S3         BR1S3         BR1S1         BR1S2         BR1S1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                               |                 | 7                             | 6                                                         | 5                                         | 4          | 4       | 3              | 2                            | 1                              | 0        |  |  |
| BHI         Read/Write         R/W           Reset value         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td>۲1CR</td> <td>Bit symbol</td> <td>-</td> <td>BR1ADDE</td> <td>BR1CK1</td> <td>I BR1</td> <td>CK0</td> <td>BR1S3</td> <td>BR1S2</td> <td>BR1S1</td> <td>BR1S0</td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | ۲1CR                                                                                                                                          | Bit symbol      | -                             | BR1ADDE                                                   | BR1CK1                                    | I BR1      | CK0     | BR1S3          | BR1S2                        | BR1S1                          | BR1S0    |  |  |
| Reset value         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td>20BH)</td><td>Read/Write</td><td></td><td></td><td></td><td></td><td>R/\</td><td>V</td><td></td><td></td><td></td></th<>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | 20BH)                                                                                                                                         | Read/Write      |                               |                                                           |                                           |            | R/\     | V              |                              |                                |          |  |  |
| Function         Must be<br>written as<br>10°.         N - (16 - K)<br>/16 function<br>0: bisable<br>1: Enabled         O: 0: aft<br>1: bit<br>1: bi |                                                                                                                                               | Reset value     | 0                             | 0                                                         | 0                                         |            | 0       | 0              | 0                            | 0                              | 0        |  |  |
| N + (16 - K)/16 functions         Clock source for baud rate generator           0         Disabled         0         Internal clock \$T0           1         Enabled         0         Internal clock \$T2           10         Internal clock \$T3         1           Baud Rate Generator K Value Register 1           0         Bit symbol         7         6         5         4         3         2         1         0           Read/Write           Read/Write           Read/Write         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <td></td> <td>Function</td> <td>Must be<br/>written as<br/>"0".</td> <td>N + (16 – K)<br/>/16 function<br/>0: Disabled<br/>1: Enabled</td> <td>00: φT0<br/>01: φT2<br/>10: φT8<br/>11: φT32</td> <td></td> <td></td> <td>Settir</td> <td>ng of the divi<br/>(0 t</td> <td>ded frequen<br/>o F)</td> <td>cy "N"</td>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                               | Function        | Must be<br>written as<br>"0". | N + (16 – K)<br>/16 function<br>0: Disabled<br>1: Enabled | 00: φT0<br>01: φT2<br>10: φT8<br>11: φT32 |            |         | Settir         | ng of the divi<br>(0 t       | ded frequen<br>o F)            | cy "N"   |  |  |
| N + (16 - K)/16 functions       Clock source for baud rate generator         0       Internal clock \$T0         1       Enabled         1       Internal clock \$T2         10       Internal clock \$T32         Baud Rate Generator K Value Register 1         ADD       Bit symbol         Read/Write       R/W         Read/Write       R/W         Read/Write       R/W         Reset value       0       0         Function       Sets frequency divisor "K"         (Divided by N + (16 - K)/16)       Sets frequency divisor "K"         Clock divisor value for baud rate generator         Clock divisor value for baud rate generator       Sets frequency divisor "K"         (Divided by N + (16 - K)/16)       0001 (N = 1)         BR1(CR.BR1ADDE = 1       BR1CR.BR1ADDE = 0         0001 (N = 1)       1111 (N = 15)       0000 (N = 16)         0001 (N = 1)       1111 (N = 15)       0000 (N = 16)         0001 (K = 1)       Don't use.       Don't use.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                               |                 | 1                             |                                                           |                                           |            |         |                |                              |                                |          |  |  |
| 0         Disabled           1         Enabled           01         Internal clock \nother           11         Internal clock \nother           111         Internal clock \nother           111         Internal clock \nother           111         Internal clock \nother           111         Internal clock \nother           1111         Internal clock \nother           1111         Internal clock \nother                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | N                                                                                                                                             | + (16 – K)/16 f | unctions                      |                                                           | Clock sou                                 | urce for b | baud ra | te generator   |                              |                                |          |  |  |
| 1       Enabled       01       Internal clock §T2         10       Internal clock §T3         Baud Rate Generator K Value Register 1         ADD       7       6       5       4       3       2       1       0         Bit symbol       7       6       5       4       3       2       1       0         Read/Write       7       6       5       4       3       2       1       0         Read/Write       7       6       5       4       3       2       1       0         Read/Write       7       6       5       4       3       2       1       0         Read/Write       7       0       0       0       0       0       0       0       0       0         Function       Sets frequency divisor "K"<br>(Divided by N + (16 – K)/16)       0001 (N = 1)       0000 (N = 16)       00000 (N = 16)       00001 (N = 1)       11111 (N = 15)       00001 (N = 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Г                                                                                                                                             | 0 Disabled      |                               |                                                           | 00 Inte                                   | rnal cloc  | k ∳T0   |                |                              |                                |          |  |  |
| 10         Internal clock \phiT8           11         Internal clock \phiT3           Baud Rate Generator K Value Register 1           ADD           Bit symbol         7         6         5         4         3         2         1         0           Read/Write         7         6         5         4         3         2         1         0           Read/Write         7         6         5         4         3         2         1         0           Read/Write         7         6         5         4         3         2         1         0           Read/Write         RW         BR1K1         BR1K1         BR1K0           Read/Write         R/W           Reset value         O         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th 2"2"2"2"2"2"2"2"2"2"2"<="" colspan="2" td=""><td>F</td><td>1 Enabled</td><td></td><td></td><td>01 Inte</td><td>ernal cloc</td><td>κ φT2</td><td></td><td></td><td></td><td></td></th>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | <td>F</td> <td>1 Enabled</td> <td></td> <td></td> <td>01 Inte</td> <td>ernal cloc</td> <td>κ φT2</td> <td></td> <td></td> <td></td> <td></td> |                 | F                             | 1 Enabled                                                 |                                           |            | 01 Inte | ernal cloc     | κ φT2                        |                                |          |  |  |
| 11         Internal clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | L                                                                                                                                             |                 |                               |                                                           | 10 Inte                                   | rnal cloc  | κ φT8   |                |                              |                                |          |  |  |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                               |                 |                               |                                                           | 11 Inte                                   | rnal cloc  | k φT32  |                |                              |                                |          |  |  |
| Baud Rate Generator K Value Register 1           ADD         7         6         5         4         3         2         1         0           Bit symbol         7         6         5         4         3         2         1         0           CHI         Bit symbol         Read/Write         RW         Read/Write         R/W         R/W           Reset value         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                               |                 |                               |                                                           | ·                                         |            |         |                |                              |                                |          |  |  |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                               |                 |                               | Baud R                                                    | ate Gen                                   | erator     | K Val   | ue Registe     | er 1                         |                                |          |  |  |
| ADD<br>CH)         Bit symbol<br>Read/Write         BR1K3         BR1K1         BR1K1         BR1K1         BR1K0           Read/Write         R/W         R/W         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                               |                 | 7                             | 6                                                         | 5                                         |            | 4       | 3              | 2                            | 1                              | 0        |  |  |
| Read/Write         R/W           Reset value         0         0         0         0         0           Function         Sets frequency divisor "K"<br>(Divided by N + (16 - K)/16)         Sets frequency divisor "K"<br>(Divided by N + (16 - K)/16)           Clock divisor value for baud rate generator         Sets frequency divisor "K"<br>(Divided by N + (16 - K)/16)           BR1CR.         0000 (N = 16)<br>0010 (N = 2)         0001(N = 1)           BR1ADD.         0001 (N = 1)         1111 (N = 15)           BR1K[3:0]         0001 (N = 1)         1111 (N = 15)           0000         Don't use.         Don't use.           0001(K = 1)         Divided by         Divided by N           11111(K = 15)         Don't use.         N + <u>16 - K</u> Note1:Availability of +(16-K)/16 division function         N                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | ADD                                                                                                                                           | Bit symbol      | · ·                           | <u> </u>                                                  | $\checkmark$                              |            |         | BR1K3          | BR1K2                        | BR1K1                          | BR1K0    |  |  |
| Reset value         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td>CH)</td><td>Read/Write</td><td>//</td><td><math>\sim</math></td><td><math>\sim</math></td><td></td><td></td><td>-</td><td>R/</td><td>w</td><td></td></th<>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | CH)                                                                                                                                           | Read/Write      | //                            | $\sim$                                                    | $\sim$                                    |            |         | -              | R/                           | w                              |          |  |  |
| Function       Sets frequency divisor "K"<br>(Divided by N + (16 - K)/16)         Clock divisor value for baud rate generator         Clock divisor value for baud rate generator         BR1CR.BR1ADDE = 1         BR1CR.BR1ADDE = 1         BR1CR.BR1ADDE = 0         0000 (N = 16)         or         Interview of the second seco                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                               | Reset value     | $\sim$                        |                                                           | $\sim$                                    |            |         | 0              | 0                            | 0                              | 0        |  |  |
| Sets frequency divisor "K"<br>(Divided by N + (16 - K)/16)         Clock divisor value for baud rate generator         BR1CR.BR1ADDE = 1         BR1CR.BR1ADDE = 1         BR1CR.BR1ADDE = 1         BR1CR.BR1ADDE = 0         0000 (N = 16)         0001 (N = 1)         0001 (N = 1)         0001 (N = 1)         1111 (N = 15)         0000 Don't use.         0001 (K = 1)         :         11111 (K = 15)         0001 (K = 1)         :         11111 (K = 15)         Don't use.         Divided by         Nte1:Availability of +(16-K)/16 division function         N         UART mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                               | Function        |                               |                                                           |                                           |            |         |                |                              |                                |          |  |  |
| Clock divisor value for baud rate generatorBR1CR. BR1CR.BR1ADDE = 1BR1CR.BR1ADDE = 0BR1CR.0000 (N = 16)0010 (N = 2)0001(N = 1) (Only UART)BR1S[3:0]or::001 (N = 1)1111 (N = 15)1111 (N = 15)BR1K[3:0]0001 (N = 1)1111 (N = 15)0000Don't use.Don't use.0001(K = 1)Don't use.Divided by:1111(K = 15)Divided by.Don't use.N + $\frac{16 - K}{16}$ .Don't use.N + $\frac{16 - K}{16}$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                               |                 |                               |                                                           |                                           |            |         | ]]             | Sets frequen<br>Divided by N | ncy divisor "K<br>+ (16 – K)/1 | ."<br>6) |  |  |
| Clock divisor value for baud rate generatorBR1CR.bR1ADDE = 1BR1CR.BR1ADDE = 0BR1CR.<br>BR1S[3:0]0000 (N = 16)0010 (N = 2)0001(N = 1) (Only UART)BR1ADD.<br>BR1K[3:0]0001 (N = 1)1111 (N = 15)1111 (N = 15)BR1K[3:0]0001 (N = 1)11111 (N = 15)0000 (N = 16)0000Don't use.Don't use.Don't use.0001(K = 1)<br>11111(K = 15)Don't use.N + $\frac{16 - K}{16}$ Divided by NNote1:Availability of +(16-K)/16 division functionNUART modeI/O mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                               |                 |                               |                                                           |                                           |            |         |                |                              |                                |          |  |  |
| Clock divisor value for baud rate generatorBR1CR.BR1CR.BR1ADDE = 1BR1CR.BR1ADDE = 0BR1CR.0000 (N = 16)0010 (N = 2)0001(N = 1) (Only UART)BR1ADD.or:11111 (N = 15)BR1K[3:0]0001 (N = 1)11111 (N = 15)0000 (N = 16)0000Don't use.Don't use.0001 (N = 1)0001(K = 1)Don't use.Don't use.Divided by11111(K = 15)Don't use.N + $\frac{16 - K}{16}$ Divided by NNote1:Availability of +(16-K)/16 division functionNUART modeI/O mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                               |                 |                               |                                                           |                                           |            |         |                |                              |                                |          |  |  |
| BR1CR.         D000 (N=16)         0010 (N=2)         0001(N=1) (Only UART)           BR1ADD.         BR1S[3:0]         or         :         1111 (N=15)           BR1K[3:0]         0001 (N=1)         1111 (N=15)         0000 (N=16)           0000         Don't use.         Don't use.         0000 (N=16)           0001(K=1)         Divided by         Divided by         Divided by N           :         11111(K=15)         Don't use.         N + $\frac{16 - K}{16}$ Divided by N           Note1:Availability of +(16-K)/16 division function         N         UART mode         I/O mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                               |                 | Clock                         | BR1CP F                                                   |                                           | e genera   | ator ←  |                |                              |                                |          |  |  |
| BR1S[3:0]       0000 (N = 16)       0010 (N = 2)       0001 (N = 1)         BR1ADD.       0001 (N = 1)       1111 (N = 15)       1111 (N = 15)         BR1K[3:0]       0001 (N = 1)       1111 (N = 15)       0000 (N = 16)         0000       Don't use.       Don't use.       Divided by         0001 (K = 1)       Image: Don't use.       Divided by       Divided by         11111 (K = 15)       Don't use.       N + $\frac{16 - K}{16}$ Divided by N         Note1:Availability of +(16-K)/16 division function       N       UART mode       I/O mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                               |                 | BR1CR                         |                                                           |                                           |            |         | 1(N = 1) (Only |                              |                                |          |  |  |
| BR1ADD.       001 (N = 1)       1111 (N = 15)         BR1K[3:0]       0001 (N = 1)       1111 (N = 15)         0000       Don't use.       Don't use.         0001(K = 1)       Divided by         :       Don't use.       N + $\frac{16 - K}{16}$ Note1:Availability of +(16-K)/16 division function         N       UART mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                               |                 | BR1S[3:0]                     | 0000 (N = 16)                                             | 0010 (                                    | (N=2)      | 000     | :              |                              |                                |          |  |  |
| BR1K[3:0]Don't use.Don't use.0000 (N=16)0000 (N=16)0001(K=1)Divided by:Don't use.1111(K=15)Don't use.Note1:Availability of +(16-K)/16 division functionNUART mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                               | BR1ADD.         | >[]                           | 01<br>0001 (N=1)                                          | 1111 /\                                   | J-15)      |         | 1111 (N=1      | 15)                          |                                |          |  |  |
| 0000Don't use.Don't use.0001(K=1)Divided by:Don't use.1111(K=15)Don't use.Note1:Availability of +(16-K)/16 division functionNUART mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                               | BR1K[3:0]       |                               | 0001 (11-1)                                               |                                           | - 13)      |         | 0000 (N=1      | 16)                          |                                |          |  |  |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                               | 000             | 0                             | Don't use.                                                | Don't                                     | use.       |         |                |                              |                                |          |  |  |
| $\begin{array}{ c c c c c } \hline & & & & & & & \\ \hline & & & & \\ \hline & & & &$                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                               | 0001/k          | (-1)                          |                                                           | Divided I                                 | by         |         |                |                              |                                |          |  |  |
| Note1:Availability of +(16-K)/16 division function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                               | 1111(K          | =15)                          | Don't use.                                                | N + $\frac{16}{1}$                        | – K<br>16  |         | Divided by     | N                            |                                |          |  |  |
| N UART mode I/O mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                               | Note1           | :Availability                 | of +(16-K)/16                                             | division fu                               | Inction    | I       |                | ]                            |                                |          |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                               |                 | N                             | UART                                                      | mode                                      | I/O        | mode    |                |                              |                                |          |  |  |

| Ν       | UART mode   | I/O mode    |
|---------|-------------|-------------|
| 2 to 15 | Allowed     | Not allowed |
| 1,16    | Not allowed | Not allowed |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR1CR.BR1ADDE to 1 after setting K (K = 1 to 15) to BR1ADD.BR1K[3:0] when +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.8 SIO Registers (3)



Note: The SC1BUF register does not support read-modify-write operation.

Figure 3.9.9 Serial Transmit/Receive Buffer Register (SC1BUF)

|         |             |                                                      |                                                 |   |   | , |   |   |   |
|---------|-------------|------------------------------------------------------|-------------------------------------------------|---|---|---|---|---|---|
|         |             | 7                                                    | 6                                               | 5 | 4 | 3 | 2 | 1 | 0 |
| SC1MOD1 | Bit symbol  | I2S1                                                 | FDPX1                                           |   |   |   | / | / |   |
| (020DH) | Read/Write  | R/W                                                  | R/W                                             | / | / | / | / | / |   |
|         | Reset value | 0                                                    | 0                                               | / | / | / | / |   |   |
|         | Function    | SIO<br>operation in<br>IDLE2 mode<br>0: OFF<br>1: ON | Synchronous<br>0: Half duplex<br>1: Full duplex |   |   |   |   |   |   |

Serial Mode Control Register 1

Figure 3.9.10 SIO Registers (4)

## 3.9.4 Operating Modes

(1) Mode 0 (I/O interface mode)

Mode 0 is used to increase the number of input/output pins. In this mode, the TMP91CW28 transmits or receives data to and from an external device, such as a shift register.

Mode 0 utilizes a synchronization clock (SCLK), which can be configured for either output mode in which the SCLK clock is driven out from the TMP91CW28 or input mode in which the SCLK clock is supplied externally.



Figure 3.9.11 Example Connection in SCLK Output Mode



Figure 3.9.12 Example Connection in SCLK Input Mode

a. Transmit operations

In SCLK output mode, each time the CPU writes a character to the transmit buffer, the eight bits of the character is shifted out on the TXD pin, and the synchronization clock is driven out from the SCLK pin. When all the bits have been shifted out, the INTES1.ITX1C bit is set and the transmit-done interrupt (INTTX) is generated.



Figure 3.9.13 Transmit Operation in I/O Interface Mode (SCLK output mode)

In SCLK input mode, the CPU must write a character to the transmit buffer before the SCLK input is activated. The 8 bits of a character in the transmit buffer are shifted out on the TXD pin, synchronous to the programmed edge of the SCLK input. When all the bits have been shifted out, the INTES1.ITX1C bit is set and the transmit-done interrupt (INTTX) is generated.



Figure 3.9.14 Transmit Operation in I/O Interface Mode (SCLK input mode)

b. Receive operations

In SCLK output mode, each time the CPU picks up the character in receive buffer 2, clearing the receive-done interrupt flag (INTES1.IRX1C), the synchronization clock is driven out from the SCLK pin to shift the next character into receive buffer 1. When a whole 8-bit character has been loaded into receive buffer 1, it is transferred to receive buffer 2 (SC1BUF), and the INTES1.IRX1C flag is set to 1 again, generating the INTRX interrupt.

The SCLK output is initiated by setting the SC1MOD0.RXE bit to 1.



Figure 3.9.15 Receive Operation in I/O Interface Mode (SCLK output mode)

In SCLK input mode, the CPU must pick up the character in the receive buffer 2, clearing the receive-done interrupt flag (INTES1.IRX1C), before the SCLK input is activated to shift the next character into receive buffer 1. When a whole 8-bit character has been loaded into receive buffer 1, it is transferred to receive buffer 2 (SC1BUF), and the INTES1.IRX1C flag is set to 1 again, generating the INTRX interrupt.



Figure 3.9.16 Receive Operation in I/O Interface Mode (SCLK input mode)

Note: Regardless of whether SCLK is in input mode or output mode, the receiver must be enabled by setting the SC1MOD0.RXE bit to 1 in order to perform receive operations.

Full-duplex transmit/receive operations c.

To perform full-duplex transmit/receive operations, the receive interrupt priority level must be set to 0, with the transmit interrupt priority level set to an appropriate value (1 to 6).

In the transmit interrupt handling routine, receive operation must be performed before loading the transmit buffer with a character, as shown below.

Example: SCLK output mode Transfer rate: 9600 bps fc = 14.7456 MHz

High-speed clock gear: × 1 (fc) Prescaler clock: fFPH

| Settings in the ma | ain ro | outin | е     |       |   |   |   |   |                                                                                              |
|--------------------|--------|-------|-------|-------|---|---|---|---|----------------------------------------------------------------------------------------------|
|                    | 7      | 6     | 5     | 4     | 3 | 2 | 1 | 0 |                                                                                              |
| INTES1             | Х      | 0     | 0     | 1     | Х | 0 | 0 | 0 | Sets a transmit interrupt priority level and disables receive<br>interrupts.                 |
| P9CR               | _      | _     | _     | 0     | 1 | - | - | - | Configures the P93 pin as TXD and the P94 pin as RXD.                                        |
| P9FC               | _      | _     | _     | _     | 1 | - | - | - |                                                                                              |
| SC1MOD0            | _      | -     | 0     | -     | 0 | 0 | - | - | Selects I/O interface mode.                                                                  |
| SC1MOD1            | 1      | 1     | Х     | Х     | Х | Х | Х | Х | Selects full-duplex operation.                                                               |
| SC1CR              | -      | -     | -     | —     | - | - | 0 | 0 | Selects SCLK output mode, receiving at the rising edge and transmitting at the falling edge. |
| BR1CR              | 0      | 0     | 1     | 1     | 0 | 0 | 1 | 1 | Sets the transfer rate to 9600 bps.                                                          |
| SC1MOD0            | _      | -     | 1     | -     | _ | - | - | - | Enables receive operation.                                                                   |
| SC1BUF             | *      | *     | *     | *     | * | * | * | * | Loads the transmit buffer with a character.                                                  |
| Tropomit intorrup  | thor   | dlin  | a roi | itino |   |   |   |   |                                                                                              |

I ransmit interrupt handling routine Acc SC1BUF Reads received data. SC1BUF

X: Don't care, -: No change

Loads the transmit buffer with a character.

## (2) Mode 1 (7-bit UART mode)

Setting the SM[1:0] field in the SC1MOD0 to 01 puts the SIO in 7-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC1CR. When PE = 1, the SC1CR.EVEN bit selects even or odd parity.

Example: Transmitting 7-bit UART characters with an even-parity bit



## (3) Mode 2 (8-bit UART mode)

Setting the SM[1:0] field in the SC1MOD0 to 10 puts the SIO in 8-bit UART mode. In this mode of operation, the parity bit can be added to the transmitted character, and the receiver can perform a parity check on incoming data. Parity can be enabled and disabled through the programming of the PE bit in the SC1CR. When PE = 1, the SC1CR.EVEN bit selects even or odd parity.

Example: Transmitting 8-bit UART characters with an odd-parity bit



\_\_\_\_\_ Goes out first (Transfer rate = 9600 bps at fc = 9.8304 MHz)

| (                 | Clocking conditions:                   | High-speed clock gear: ×1 (fc)<br>Prescaler clock: f <sub>FPH</sub> |
|-------------------|----------------------------------------|---------------------------------------------------------------------|
| Settings in the m | ain routine                            |                                                                     |
|                   | 7654321                                | 0                                                                   |
| P9CR              | $\leftarrow 0$                         | <ul> <li>Configures P94 (RXD) to be an input.</li> </ul>            |
| SC1MOD0           | $\leftarrow$ 1 - 1 0 0                 | 1 Selects 8-bit UART mode and enables the receiver.                 |
| SC1CR             | $\leftarrow$ X 0 1 X X X –             | <ul> <li>Selects odd parity.</li> </ul>                             |
| BR1CR             | $\leftarrow 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0$ | 0 Sets the transfer rate to 9600 bps.                               |
| INTES1            | $\leftarrow X X 1 0$                   | 0 Enables the INTRX interrupt and sets its priority level to 4.     |
| Example           | of interrupt routin                    | e processing.                                                       |

| Acc $\leftarrow$ SC1CR AND 00011100 | Charles for arrors  |
|-------------------------------------|---------------------|
| if Acc $\neq$ 0 then ERROR          |                     |
| Acc $\leftarrow$ SC1BUF             | Reads received data |
| X: Don't care, –: No change         |                     |

(4) Mode 3 (9-bit UART mode)

Setting the SM[1:0] field in the SC1MOD0 to 11 puts the SIO in 9-bit UART mode. In this mode, a parity bit cannot be used.

For transmit operations, the most-significant bit (9th bit) is stored in the TB8 bit in the SC1MOD0. For receive operations, the most-significant bit is stored in the RB8 bit in the SC1CR. Reads and writes of the transmit/receive character must be done with the most-significant bit first, followed by the SC1BUF.

#### Wakeup feature

In 9-bit UART mode, the receiver wakeup feature allows the slave station in a multidrop system to wakeup whenever an address character is received. Setting the SC1MOD0.WU bit enables the wakeup feature. When the SC1CR.RB8 bit has received an address/data flag bit set to 1, the receiver generates the INTRX interrupt.



Note: The slave controller's TXD pin must be configured as an open-drain output by programming the ODE register.

Figure 3.9.17 Serial Link Using the Wakeup Function

## Protocol

- 1. Put all the master and slave controllers in 9-bit UART mode.
- 2. Enables the receiver in each slave controller by setting the SC1MOD0.WU bit to 1.
- 3. The master controller transmits an address character (e.g., select code) that identifies a slave controller. The address character has the most-significant bit (Bit8) set to 1.



- 4. Each slave controller compares the received address to its station address and clears the WU bit if they match.
- 5. The master controller transmits data characters or block of data to the selected slave controller (with SC1MOD0.WU bit cleared). Data characters have the most-significant bit (Bit8) cleared to 0.



6. Slave controllers not addressed continue to monitor the data stream, but discard any characters with the most-significant bit (RB8) cleared, and thus does not generate receive-done interrupts (INTRX). The addressed slave controller with its WU bit cleared can transmit data to the master controller to notify that it has successfully received the message.



Slave 1

Select code 0000001

Slave 2

Select code 00001010

# Example: Connecting a master station with two slave stations through a serial link

Master controller settings

•

Master

| Main routine                                                              | e                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |
|---------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| P9CR<br>P9FC<br>INTES1<br>SC1MOD0<br>SC1BUF                               | $7 6 5 4 3 2 1 0$ $\leftarrow 0 1$ $\leftarrow X 1$ $\leftarrow X 1 0 0 X 1 0 1$ $\leftarrow 1 0 1 0 1 1 1 0$ $\leftarrow 0 0 0 0 0 0 0 1$                                    | <ul> <li>Configures the P93 pin as TXD and the P94 pin as RXD.</li> <li>Enables INTTX and sets its interrupt level to 4.</li> <li>Enables INTRX and sets its interrupt level to 5.</li> <li>Selects 9-bit UART mode and selects f<sub>SYS</sub> as a serial clock.</li> <li>Loads the select code for slave 1.</li> </ul> |
| Interrupt rou                                                             | tine (INTTX)                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                           |
| SC1MOD0<br>SC1BUF                                                         | $\begin{array}{c} \leftarrow 0 & - & - & - & - & - \\ \leftarrow * & * & * & * & * & * & * \\ \end{array}$                                                                    | Clears the TB8 bit to 0.<br>Loads the transmit data.                                                                                                                                                                                                                                                                      |
| Slave con                                                                 | ntroller settings                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                           |
| Main routine<br>P9CR<br>P9FC<br>ODE<br>INTES1<br>SC1MOD0<br>Interrupt rou | e<br>7 6 5 4 3 2 1 0<br>$\leftarrow$ 0 1<br>$\leftarrow$ X 1<br>$\leftarrow$ X X X X X X 1 -<br>$\leftarrow$ X 1 0 1 X 1 1 0<br>$\leftarrow$ 0 0 1 1 1 1 1 0<br>utine (INTRX) | <ul> <li>Configures the P93 pin as TXD (Open-drain output) and the<br/>P94 pin as RXD.</li> <li>Enables INTTX and INTRX.</li> <li>Selects 9-bit UART mode, selects f<sub>SYS</sub> as the serial clock and<br/>sets the WU bit to 1.</li> </ul>                                                                           |
| $Acc \leftarrow SC1$                                                      | BUF                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                           |

if Acc = Select code Then SC1MOD0  $\leftarrow$  ---0---WU = Clears the WU bit to 0.

## 3.10 Serial Bus Interface (SBI)

The TMP91CW28 serial bus interface (SBI) contains two channels named SBI0 and SBI1. Each channel has the following two operating modes:

- I<sup>2</sup>C bus mode (with multi-master capability)
- Clock-synchronous 8-bit SIO mode

In I<sup>2</sup>C bus mode, the SBI0 is connected to external devices via the P61 (SDA0) and P62 (SCL0) pins and the SBI1 via the P91 (SDA1) and P92 (SCL1) pins. In clock-synchronous 8-bit SIO mode, the SBI0 is connected to external devices via the P60 (SCK0), P61 (SO0) and P62 (SI0) pins and the SBI1 via the P90 (SCK1), P91 (SO1) and P92 (SI1) pins.

Each SBI channel is independently programmable, and functionally equivalent. In the following sections, any references to the SBI0 also apply to the SBI1.

The following table shows the programming required to put the SBI0 in each operating mode.

|                           | ODE.ODE62<br>thru<br>ODE.ODE61 | P6CR.P62C<br>thru<br>P6CR.P60C | P6FC.P62F<br>thru<br>P6FC.P60F |
|---------------------------|--------------------------------|--------------------------------|--------------------------------|
| I <sup>2</sup> C bus mode | 11                             | 11X                            | 11X                            |
| Clock-synchronous         | YY                             | 011                            | V11                            |
| 8-bit SIO mode            |                                | 010                            | ATT                            |

The following table shows the programming required to put the SBI1 in each operating mode.

|                           | ODE.ODE92 | P9CR.P92C | P9FC.P92F |
|---------------------------|-----------|-----------|-----------|
|                           | thru      | thru      | thru      |
|                           | ODE.ODE91 | P9CR.P90C | P9FC.P90F |
| I <sup>2</sup> C bus mode | 11        | 11X       | 11X       |
| Clock-synchronous         | YY        | 011       | V11       |
| 8-bit SIO mode            |           | 010       |           |

X: Don't care

## 3.10.1 Block Diagram



Figure 3.10.1 SBI0 Block Diagram



Figure 3.10.2 SBI1 Block Diagram

## 3.10.2 Registers

A listing of the registers used to control the SBI0 and SBI1 follows:

- Serial bus interface control register 1 (SBI0CR1, SBI1CR1)
- Serial bus interface control register 2 (SBI0CR2, SBI1CR2)
- Serial bus interface data buffer register (SBI0DBR, SBI1DBR)
- I<sup>2</sup>C bus address register (I2C0AR, I2C1AR)
- Serial bus interface status register (SBI0SR, SBI1SR)
- Serial bus interface baud rate register 0 (SBI0BR0, SBI1BR0)
- Serial bus interface baud rate register 1 (SBI0BR1, SBI1BR1)

The functions of these registers vary, depending on the mode in which the SBI channel is operating. For a detailed description of the registers, refer to section 3.10.4, "Description of the Registers Used in I<sup>2</sup>C Bus Mode", and section 3.10.7, "Description of Registers Used in Clock-synchronous 8-Bit SIO Mode".

## 3.10.3 I<sup>2</sup>C Bus Mode Data Formats

Figure 3.10.3 shows the serial bus interface data formats used in  $I^{2}C$  bus mode.

(a) Addressing format



(b) Addressing format (with repeated START condition)



(c) Free data format (Master transmitter to slave-receiver)

|   | ← 8 bits    | $\longrightarrow$ | 1           | ← 1 to 8 bits | $\rightarrow$ | 1           | $\leftarrow$ 1 to 8 bits $\longrightarrow$ | 1             |   |
|---|-------------|-------------------|-------------|---------------|---------------|-------------|--------------------------------------------|---------------|---|
| s | III<br>Data | 1 1               | A<br>C<br>K | Data          |               | A<br>C<br>K | Data                                       | A<br>C<br>K   | Ρ |
|   | ←——Onc      | e                 | Ļ           | <b>~</b>      | — Re          | эре         | eated                                      | $\rightarrow$ | - |

- S: START condition
- $\mathsf{R}/\,\overline{\mathsf{W}}$  : Direction bit
- ACK: Acknowledge bit
- P: STOP condition

Figure 3.10.3 I<sup>2</sup>C Bus Mode Data Formats

## 3.10.4 Description of the Registers Used in I<sup>2</sup>C Bus Mode

This section provides a summary of the registers which control I<sup>2</sup>C bus operation and provide I<sup>2</sup>C bus status information for bus access/monitoring.

|                                            |             | 7           | 6              | 5            | 4                                                                                                          | 3                                                                                                                                                                                             | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 1                                                                                              | 0                                                                                    |
|--------------------------------------------|-------------|-------------|----------------|--------------|------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|
| SBI0CR1                                    | Bit symbol  | BC2         | BC1            | BC0          | ACK                                                                                                        |                                                                                                                                                                                               | SCK2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | SCK1                                                                                           | SCK0/<br>SWRMON                                                                      |
| (024011)                                   | Read/Write  |             | W              | _            | R/W                                                                                                        |                                                                                                                                                                                               | ١                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | N                                                                                              | R/W                                                                                  |
| Read-modify-                               | Reset value | 0           | 0              | 0            | 0                                                                                                          |                                                                                                                                                                                               | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0                                                                                              | 0/1 (Note 3)                                                                         |
| write<br>operation is<br>not<br>supported. | Function    | Number of I | oits per trans | fer (Note 1) | ACK clock<br>pulse<br>0: No ACK<br>1: ACK                                                                  |                                                                                                                                                                                               | Internal SC<br>(Note 2)/So                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | L output cloc<br>ftware reset                                                                  | k frequency<br>monitor                                                               |
|                                            |             |             |                |              | On writ<br>000<br>001<br>010<br>011<br>100<br>101<br>110<br>111 (F<br>On rea<br>0<br>1<br>Acknow<br>0<br>1 | es: SCK[2:0<br>n = 5 -<br>n = 6 -<br>n = 7 73.5<br>n = 8 37.9<br>n = 9 19.2<br>n = 10 9.7<br>n = 11 4.9<br>Reserved) (Res<br>ds: SWRMO<br>Software<br>Initial Dat<br>vledgement o<br>No ackno | = Internal S<br>(Note4)<br>(Note4)<br>6 kHz<br>9 kHz<br>1 k | CL output clo<br>ssumptions:<br>rstem clock: f<br>ock gear: fc/'<br>= 10 MHz (Out<br>equency = | bock frequency<br>c<br>put to the SCL p<br>$\frac{fc}{2^n + 8}$ [Hz]<br>for<br>ress. |
|                                            |             |             | L              |              | → Numbe                                                                                                    | r of bits per                                                                                                                                                                                 | transfer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                |                                                                                      |
|                                            |             |             |                |              | BC[2                                                                                                       | 2:0] Numl<br>clock                                                                                                                                                                            | ACK = 0<br>Der of Da<br>cycles leng                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | ta Numbe                                                                                       | ACK = 1<br>er of Data<br>/cles length                                                |
|                                            |             |             |                |              | 00                                                                                                         | 0 8<br>1 <sup>2</sup>                                                                                                                                                                         | 3 8<br>I 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 9                                                                                              | 8                                                                                    |
|                                            |             |             |                |              | 01                                                                                                         | 0 2                                                                                                                                                                                           | 2 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 3                                                                                              | 2                                                                                    |
|                                            |             |             |                |              | 01                                                                                                         | 1 :                                                                                                                                                                                           | 3 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 4                                                                                              | 3                                                                                    |
|                                            |             |             |                |              | 10                                                                                                         | 0 4                                                                                                                                                                                           | 1 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | . 5                                                                                            | 4                                                                                    |
|                                            |             |             |                |              | 10                                                                                                         | 1 :                                                                                                                                                                                           | 5 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 6                                                                                              | 5                                                                                    |
|                                            |             |             |                |              | 11                                                                                                         | 0 6                                                                                                                                                                                           | 6 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 7                                                                                              | 6                                                                                    |
|                                            |             |             |                |              | 1                                                                                                          |                                                                                                                                                                                               | - 1 -                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                | _                                                                                    |

Serial Bus Interface Control Register 1

Note 2: For details on the SCL bus clock frequency, refer to section 3.10.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is 0, SWRMON is 1.

Note 4: This I<sup>2</sup>C bus circuit dose not support fast mode, it supports standard mode only. Although the I<sup>2</sup>C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I<sup>2</sup>C specification is not guaranteed in that case.

Figure 3.10.4 I<sup>2</sup>C Bus Mode Registers (1) (SBI0CR1 for the SBI0)

|                                                            |             | 7           | 6              | 5 4           |                                                                                               | 3                                                                                                                                                                                                                                                                                                                                                                                   | 3               | 2                 |                                | 1                                            | 0                               |
|------------------------------------------------------------|-------------|-------------|----------------|---------------|-----------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|-------------------|--------------------------------|----------------------------------------------|---------------------------------|
| SBI1CR1                                                    | Bit symbol  | BC2         | BC1            | BC0           | ACK                                                                                           | /                                                                                                                                                                                                                                                                                                                                                                                   | /               | SCK2              | 2 5                            | SCK1 S                                       | SCK0/<br>VRMON                  |
| (0248H)                                                    | Read/Write  |             | W              |               | R/W                                                                                           | /                                                                                                                                                                                                                                                                                                                                                                                   |                 |                   | Ŵ                              |                                              | R/W                             |
|                                                            | Reset value | 0           | 0              | 0             | 0                                                                                             | /                                                                                                                                                                                                                                                                                                                                                                                   |                 | 0                 |                                | 0 0/*                                        | (Note 3)                        |
| Read-<br>modify-write<br>operation is<br>not<br>supported. | Function    | Number of t | bits per trans | sfer (Note 1) | ACK clock<br>pulse<br>0: No ACK<br>1: ACK                                                     |                                                                                                                                                                                                                                                                                                                                                                                     |                 | Inte<br>S         | ernal SC<br>frequen<br>oftware | CL output clo<br>cy (Note 2)/<br>reset monit | ock<br>or                       |
|                                                            |             |             |                |               | On writ<br>000<br>001<br>010<br>011<br>100<br>101<br>110<br>111<br>0<br>0<br>1<br>Acknow<br>0 | On writes: SCK[2:0] = Internal SCL output<br>000 $n = 5$ - (Note4)<br>001 $n = 6$ - (Note4)<br>010 $n = 7$ 73.5 kHz<br>011 $n = 8$ 37.9 kHz<br>100 $n = 9$ 19.2 kHz<br>101 $n = 10$ 9.7 kHz<br>101 $n = 11$ 4.9 kHz<br>111 (Reserved) (Reserved)<br>On reads: SWRMON = Software reset m<br>0 Software reset operation is in p<br>1 Initial data<br>Acknowledgement clock generation |                 |                   |                                |                                              | frequency<br>o the SCL pin)<br> |
|                                                            |             |             |                |               | 1                                                                                             | An a                                                                                                                                                                                                                                                                                                                                                                                | acknow          | vledgeme          | ent clocl                      | k pulse is ge                                | nerated.                        |
|                                                            |             |             |                |               | → Numbe                                                                                       | er of bit                                                                                                                                                                                                                                                                                                                                                                           | s per ti        | ransfer           |                                |                                              |                                 |
|                                                            |             |             |                |               |                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                     |                 | ACK = 0           |                                | AC                                           | K = 1                           |
|                                                            |             |             |                |               | BC[2                                                                                          | 2:0]                                                                                                                                                                                                                                                                                                                                                                                | Numb<br>clock c | er of<br>sycles I | Data<br>length                 | Number of<br>clock cycle                     | Data<br>s length                |
|                                                            |             |             |                |               | 00                                                                                            | 0                                                                                                                                                                                                                                                                                                                                                                                   | 8               |                   | 8                              | 9                                            | 8                               |
|                                                            |             |             |                |               | 00                                                                                            | 1                                                                                                                                                                                                                                                                                                                                                                                   | 1               |                   | 1                              | 2                                            | 1                               |
|                                                            |             |             |                |               | 01                                                                                            | 0                                                                                                                                                                                                                                                                                                                                                                                   | 2               |                   | 2                              | 3                                            | 2                               |
|                                                            |             |             |                |               | 01                                                                                            | 1                                                                                                                                                                                                                                                                                                                                                                                   | 3               |                   | 3                              | 4                                            | 3                               |
|                                                            |             |             |                |               | 10                                                                                            | 0                                                                                                                                                                                                                                                                                                                                                                                   | 4               |                   | 4                              | 5                                            | 4                               |
|                                                            |             |             |                |               | 10                                                                                            | 0                                                                                                                                                                                                                                                                                                                                                                                   | 5<br>6          |                   | с<br>6                         | 0<br>7                                       | e<br>C                          |
|                                                            |             |             |                |               | 11                                                                                            | 1                                                                                                                                                                                                                                                                                                                                                                                   | 7               |                   | 7                              | 8                                            | 7                               |

| Serial | Rus | Interface | Control  | Register | 1 |
|--------|-----|-----------|----------|----------|---|
| Ochai  | Dus | menace    | CONTINUI | Register |   |

Note 1: Clear the BC[2:0] field to 000 before switching the operating mode to "Clock-synchronous" 8-bit SIO mode.

Note 2: For details on the SCL bus clock frequency, refer to section 3.10.5 (3) "Serial clock".

- Note 3: Initial data of SCK0 is 0, SWRMON is 1.
- Note 4: This I<sup>2</sup>C bus circuit dose not support fast mode, it supports standard mode only. Although the I<sup>2</sup>C bus circuit itself allows the setting of a baud rate over 100 kbps, the compliance with the I<sup>2</sup>C specification is not guaranteed in that case.

Figure 3.10.5 I<sup>2</sup>C Bus Mode Registers (2) (SBI1CR1 for the SBI1)



#### Serial Bus Interface Control Register 2

Note 1: Reading this register causes it to function as a status register (SBI0SR).

Note 2: Ensure that the bus is free before switching the operating mode to Port mode.

Ensure that the port is at logic high before switching from Port mode to  $\mathsf{I}^2\mathsf{C}$  bus or SIO mode.

Figure 3.10.6 I<sup>2</sup>C Bus Mode Registers (3) (SBI0CR2 for the SBI0)



#### Serial Bus Interface Control Register 2

Note 1: Reading this register causes it to function as a status register (SBI0SR).

Note 2: Ensure that the bus is free before switching the operating mode to Port mode.

Ensure that the port is at logic high before switching from Port mode to I<sup>2</sup>C bus or SIO mode.

Figure 3.10.7 I<sup>2</sup>C Bus Mode Registers (4) (SBI1CR2 for the SBI1)

|                                                            |             |                  |                      |                                |                                | 5                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                                                                                     |             |
|------------------------------------------------------------|-------------|------------------|----------------------|--------------------------------|--------------------------------|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------|
|                                                            |             | 7                | 6                    | 5                              | 4                              | 3                                          | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 1                                                                                                                                                                                                                                                    | 0                                                                                   |             |
| SBI0SR                                                     | Bit symbol  | MST              | TRX                  | BB                             | PIN                            | AL                                         | AAS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | AD0                                                                                                                                                                                                                                                  | LRB                                                                                 |             |
| (0243H)                                                    | Read/Write  |                  |                      |                                |                                | R                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                                                                                     |             |
|                                                            | Reset value | 0                | 0                    | 0                              | 1                              | 0                                          | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0                                                                                                                                                                                                                                                    | 0                                                                                   |             |
| Read-modify-<br>write<br>operation is<br>not<br>supported. | Function    | Master/<br>slave | Transmit/<br>receive | I <sup>2</sup> C bus<br>status | INTSBI0<br>interrupt<br>status | Arbitration<br>lost<br>0: –<br>1: Detected | Addressed<br>as slave<br>0: Undetected<br>1: Detected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | General<br>call<br>0: Undetected<br>1: Detected                                                                                                                                                                                                      | Last<br>received<br>bit<br>0: 0                                                     |             |
|                                                            |             |                  |                      |                                |                                |                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      | 1:1                                                                                 | l           |
|                                                            |             |                  |                      |                                |                                |                                            | ast received<br>0 The las:<br>1 The las:<br>3 The las:<br>3 Constant of the las:<br>3 Co | bit<br>t bit received<br>t bit received<br>t bit received<br>cted<br>dress on the l<br>-call address<br>slave<br>cted<br>dress on the l<br>ddress or ger<br>t<br>on was lost t<br>rupt status<br>errupt is asse<br>errupt is not a<br>ive<br>e<br>it | was "0".<br>was "1".<br>bus matches<br>bus matches<br>heral-call add<br>o another m | s the dress |
|                                                            |             |                  |                      |                                |                                | 1                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                      |                                                                                     |             |
|                                                            |             |                  |                      |                                |                                | >N                                         | /laster/slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                      |                                                                                     |             |
|                                                            |             |                  |                      |                                |                                | Ì                                          | 0 Slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                      |                                                                                     |             |
|                                                            |             |                  |                      |                                |                                |                                            | 1 Master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                      |                                                                                     |             |

## Serial Bus Interface Status Register

Note: Writing to this register causes it to function as a control register (SBI0CR2).

Figure 3.10.8 I<sup>2</sup>C Bus Mode Registers (5) (SBI0SR for the SBI0)

| 1                     |             | 7       | 6         | 5                    | 4       | 2            | 2                                                                                                                                                                                                                                                                                                                                                                                              | 1                                                                                                                                                                                                                              | 0                                                                                                                                      |
|-----------------------|-------------|---------|-----------|----------------------|---------|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|
| 001400                |             | 1       | 0         | 5                    | 4       | 3            | 2                                                                                                                                                                                                                                                                                                                                                                                              | 1                                                                                                                                                                                                                              | 0                                                                                                                                      |
| SBITSR                | Bit symbol  | MST     | IRX       | BB                   | PIN     | AL           | AAS                                                                                                                                                                                                                                                                                                                                                                                            | AD0                                                                                                                                                                                                                            | LRB                                                                                                                                    |
| (024BH)               | Read/Write  |         |           |                      |         | R            | i                                                                                                                                                                                                                                                                                                                                                                                              | i                                                                                                                                                                                                                              |                                                                                                                                        |
|                       | Reset value | 0       | 0         | 0                    | 1       | 0            | 0                                                                                                                                                                                                                                                                                                                                                                                              | 0                                                                                                                                                                                                                              | 0                                                                                                                                      |
| Read-modify-<br>write | Function    | Master/ | Transmit/ | I <sup>2</sup> C bus | INTSBI1 | Arbitration  | Addressed                                                                                                                                                                                                                                                                                                                                                                                      | General call                                                                                                                                                                                                                   | Last                                                                                                                                   |
| operation is          |             | slave   | receive   | status               | status  | 10St<br>0. – | 0. Undetected                                                                                                                                                                                                                                                                                                                                                                                  | 0: Undetected                                                                                                                                                                                                                  |                                                                                                                                        |
| supported.            |             |         |           |                      | olaluo  | 1: Detected  | 1: Detected                                                                                                                                                                                                                                                                                                                                                                                    | 1. Dotootou                                                                                                                                                                                                                    | 1:1                                                                                                                                    |
|                       |             |         |           |                      |         |              | Last received<br>0 The las<br>1 The las<br>General call<br>0 Undete<br>1 The ad<br>general<br>Addressed as<br>0 Undete<br>1 The ad<br>slave a<br>Arbitration los<br>0 -<br>1 Arbitration<br>INTSBI1 inter<br>0 The int<br>1 The status<br>0 Free<br>1 Busy<br>Transmit/rece<br>0 Receiv<br>1 Transm | l bit<br>st bit received<br>st bit received<br>ected<br>Idress on the<br>Idress on the<br>Idress on the<br>address or ge<br>st<br>tion was lost<br>errupt status<br>errupt is asse<br>errupt is not a<br>s<br>bive<br>e<br>nit | d was "0".<br>d was "1".<br>bus matches the<br>s<br>bus matches the<br>neral-call address<br>to another master.<br>erted.<br>asserted. |
|                       |             |         |           |                      |         |              | 0 Slave                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                |                                                                                                                                        |
|                       |             |         |           |                      |         |              | 1 Master                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                |                                                                                                                                        |
|                       |             |         |           |                      |         |              | · · ·                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                |                                                                                                                                        |

Serial Bus Interface Status Register

Note: Writing to this register causes it to function as a control register (SBI0CR2).

Figure 3.10.9 I<sup>2</sup>C Bus Mode Registers (6) (SBI1SR for the SBI1)

|                    |                 | 7               | 6              | 5                       | 4               | 3              | 2                          | 1              | 0                |
|--------------------|-----------------|-----------------|----------------|-------------------------|-----------------|----------------|----------------------------|----------------|------------------|
| BI0BR0             | Bit symbol      | -               | I2SBI0         |                         |                 |                |                            |                |                  |
| 0244H)             | Read/Write      | W               | R/W            |                         |                 | $\sim$         | /                          | /              |                  |
|                    | Reset value     | 0               | 0              |                         |                 |                |                            |                |                  |
| rite               | Function        | Must be         | IDLE2          |                         |                 |                |                            |                |                  |
| peration is        |                 | written as      | 0: OFF         |                         |                 |                |                            |                |                  |
| pported.           |                 | "0".            | 1: ON          |                         |                 |                |                            |                |                  |
|                    |                 |                 |                |                         |                 |                |                            |                |                  |
|                    |                 |                 |                |                         |                 |                |                            | IDLE2 mod      | e                |
|                    |                 |                 |                |                         |                 | 0              | OFF                        |                |                  |
|                    |                 |                 |                |                         |                 | 1              | ON                         |                |                  |
|                    |                 |                 |                |                         |                 |                |                            |                |                  |
|                    |                 |                 | Serial B       | us Interfac             | e Baud Ra       | ate Regist     | er 1                       |                |                  |
|                    |                 | 7               | 6              | 5                       | 4               | 3              | 2                          | 1              | 0                |
| 3I0BR1             | Bit symbol      | P4EN            | -              |                         |                 |                |                            |                |                  |
| 245H)              | Read/Write      | W               | W              | /                       | /               |                |                            |                |                  |
|                    | Reset value     | 0               | 0              | /                       | /               |                |                            |                |                  |
| ad-modify-         | Function        | Internal        | Must be        |                         |                 |                |                            |                |                  |
| eration is         |                 | clock           | written as     |                         |                 |                |                            |                |                  |
| ported.            |                 | 0: OFF<br>1: ON | "0".           |                         |                 |                |                            |                |                  |
|                    |                 |                 |                |                         |                 | 0              | OFF<br>ON                  |                |                  |
|                    |                 |                 | Serial B       | us Interfac             | ce Data Bu      | uffer Regis    | ster                       |                |                  |
|                    |                 | 7               | 6              | 5                       | 4               | 3              | 2                          | 1              | 0                |
|                    | Bit symbol      | DB7             | DB6            | DB5                     | DB4             | DB3            | DB2                        | DB1            | DB0              |
| 241H)              | Read/Write      |                 |                |                         | R (receive)/    | W (transmit)   |                            |                |                  |
| ad-modify-         | Reset value     |                 |                |                         | Unde            | efined         |                            |                |                  |
| eration is ported. | Note 1: In trar | nsmitter mod    | e, data must   | be written to           | this register,  | with bit7 bei  | ng the most-               | significant b  | it (MSB).        |
|                    | Note 2: SBIDE   | BR can't be r   | ead the writte | en data. Ther           | efore read-m    | nodify-write i | nstruction (e.             | g., "BIT" inst | truction) is pro |
|                    | Note 3: Writte  | n data in SB    | I0DBR is clea  | ared by INTS            | BI0 signal.     |                |                            |                |                  |
|                    |                 |                 |                | I <sup>2</sup> C Bus Ac | ddress Re       | gister         |                            |                |                  |
|                    |                 | 7               | 6              | 5                       | 4               | 3              | 2                          | 1              | 0                |
| C0AR               | Bit symbol      | SA6             | SA5            | SA4                     | SA3             | SA2            | SA1                        | SA0            | ALS              |
| 242H)              | Read/Write      |                 |                |                         | N               | V              |                            |                |                  |
| ad-modify          | Reset value     | 0               | 0              | 0                       | 0               | 0              | 0                          | 0              | 0                |
| ite                | Function        | When the        | SBI0 is addre  | ssed as a sl            | ave, this field | d specifies a  | 7-bit I <sup>2</sup> C bus | s address to   | Address          |
| eration is         |                 | which the       | DIO roopond    |                         | .,              |                |                            |                | recognition      |

Serial Bus Interface Baud Rate Register 0

|                                            |             | 7                                                                                                                                    | 6   | 5   | 4   | 3    | 2             | 1              | 0             |  |
|--------------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|------|---------------|----------------|---------------|--|
| I2C0AR                                     | Bit symbol  | SA6                                                                                                                                  | SA5 | SA4 | SA3 | SA2  | SA1           | SA0            | ALS           |  |
| (0242H)                                    | Read/Write  |                                                                                                                                      |     |     | V   | V    |               |                | _             |  |
| Read-modify-                               | Reset value | 0                                                                                                                                    | 0   | 0   | 0   | 0    | 0             | 0              | 0             |  |
| write<br>operation is<br>not<br>supported. | Function    | When the SBI0 is addressed as a slave, this field specifies a 7-bit I <sup>2</sup> C bus address to Address which the SBI0 responds. |     |     |     |      |               |                |               |  |
|                                            |             |                                                                                                                                      |     |     |     | → Ad | ldress recogr | nition mode    | $\downarrow$  |  |
|                                            |             |                                                                                                                                      |     |     |     | 0    | Recognize     | es the slave a | address.      |  |
|                                            |             |                                                                                                                                      |     |     |     | 1    | Does not I    | recognize the  | e slave addre |  |

Figure 3.10.10 I<sup>2</sup>C Bus Mode Registers (7) (SBI0BR0, SBI0BR1, SBI0DBR, and I2C0AR for the SBI0)

|                                           |                 | 7                             | 6                        | 5                      | 4              | 3              | 2              | 1               | 0               |
|-------------------------------------------|-----------------|-------------------------------|--------------------------|------------------------|----------------|----------------|----------------|-----------------|-----------------|
| SBI1BR0                                   | Bit symbol      | -                             | I2SBI1                   | /                      |                | /              | /              | /               |                 |
| (024CH)                                   | Read/Write      | W                             | R/W                      |                        |                |                |                |                 |                 |
|                                           | Reset value     | 0                             | 0                        |                        |                |                | $\sim$         |                 |                 |
| write<br>operation is<br>not<br>supported | Function        | Must be<br>written as<br>"0". | IDLE2<br>0: OFF<br>1: ON |                        |                |                |                |                 |                 |
| oupportou.                                |                 |                               |                          |                        |                |                |                |                 |                 |
|                                           |                 |                               |                          |                        |                | → SE           | BI ON/OFF in   | IDLE2 mode      | е               |
|                                           |                 |                               |                          |                        |                | 0              | OFF            |                 |                 |
|                                           |                 |                               |                          |                        |                | 1              | ON             |                 |                 |
|                                           |                 |                               |                          |                        |                |                | •              |                 |                 |
|                                           |                 |                               | Serial B                 | us Interfac            | e Baud R       | ate Regist     | er 1           |                 |                 |
|                                           |                 | 7                             | 6                        | 5                      | 4              | 3              | 2              | 1               | 0               |
| SBI1BR1                                   | Bit symbol      | P4EN                          | -                        |                        |                |                |                |                 |                 |
| (024DH)                                   | Read/Write      | W                             | W                        |                        |                |                |                | $\square$       |                 |
|                                           | Reset value     | 0                             | 0                        |                        |                |                |                |                 |                 |
| Read-modify-                              | Function        | Internal                      | Must be                  |                        |                |                |                |                 |                 |
| operation is                              |                 | clock                         | written as               |                        |                |                |                |                 |                 |
| not<br>supported.                         |                 | 1: ON                         | 0.                       |                        |                |                |                |                 |                 |
|                                           |                 |                               |                          |                        |                |                |                |                 |                 |
|                                           |                 |                               |                          |                        |                |                | ontrols the in | ternal baud ra  | ate generator   |
|                                           |                 |                               |                          |                        |                | 0              | OFF            |                 |                 |
|                                           |                 |                               |                          |                        |                | 1              | ON             |                 |                 |
|                                           |                 |                               |                          |                        |                |                |                |                 |                 |
|                                           |                 |                               | Serial B                 | Sus Interfac           | ce Data B      | uffer Regis    | ster           |                 |                 |
|                                           |                 | 7                             | 6                        | 5                      | 4              | 3              | 2              | 1               | 0               |
| SBI1DBR                                   | Bit symbol      | DB7                           | DB6                      | DB5                    | DB4            | DB3            | DB2            | DB1             | DB0             |
| (0249H)                                   | Read/Write      |                               |                          |                        | R (Receive)/   | W (Transmit    | )              |                 |                 |
| Read-modify-<br>write                     | Reset value     |                               |                          |                        | Unde           | efined         |                |                 |                 |
| operation is<br>not<br>supported.         | Note 1: In trar | nsmitter mod                  | e, data must             | be written to          | this register, | , with bit7 be | ing the most-  | significant bi  | it (MSB).       |
|                                           | Note 2: SBID    | BR can't be r                 | ead the writte           | en data. Ther          | efore read-n   | nodify-write i | nstruction (e. | .g., "BIT" inst | ruction) is pro |
|                                           | Note 3: Writte  | n data in SB                  | I1DBR is clea            | ared by INTS           | BI1 signal.    |                |                |                 |                 |
|                                           |                 |                               |                          | I <sup>2</sup> C Bus A | ddress Re      | gister         |                |                 |                 |
|                                           |                 | 7                             | 6                        | 5                      | 4              | 3              | 2              | 1               | 0               |

## Serial Bus Interface Baud Rate Register 0

|                                                            | /           | 1                                                                                                                  | 6   | 5   | 4   | 3   | 2            | 1           |  |  |  |
|------------------------------------------------------------|-------------|--------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|--------------|-------------|--|--|--|
| I2C1AR                                                     | Bit symbol  | SA6                                                                                                                | SA5 | SA4 | SA3 | SA2 | SA1          | SA0         |  |  |  |
| (024AH)                                                    | Read/Write  |                                                                                                                    |     |     | V   | V   |              |             |  |  |  |
| Read-modify-                                               | Reset value | 0                                                                                                                  | 0   | 0   | 0   | 0   | 0            | 0           |  |  |  |
| Read-modify-<br>write<br>operation is<br>not<br>supported. | Function    | When the SBI1 is addressed as a slave, this field specifies a 7-bit $I^2C$ bus address to which the SBI1 responds. |     |     |     |     |              |             |  |  |  |
|                                                            |             |                                                                                                                    |     |     |     | Ad  | dress recogr | nition mode |  |  |  |
|                                                            |             |                                                                                                                    |     |     |     |     | - ·          |             |  |  |  |

Recognizes the slave address. 0 1 Does not recognize the slave address.

ALS

0 Address

recognition mode

Figure 3.10.11 I<sup>2</sup>C Bus Mode Registers (8) (SBI1BR0, SBI1BR1, SBI1DBR, and I2C1AR for the SBI1)

## 3.10.5 I<sup>2</sup>C Bus Mode Configuration

(1) Acknowledge mode

Set the SBI0CR1.ACK to 1 for operation in the acknowledge mode. The TMP91CW28 generates an additional clock pulse for an acknowledge signal when operating in master mode.

In the transmitter mode during the clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA pin is set to the low in order to generate the acknowledge signal.

Clear the SBI0CR1.ACK to 0 for operation in the non-acknowledge mode, the TMP91CW28 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Number of bits per transfer

The SBI0CR1.BC[2:0] field specifies the number of bits of the next data item to be transmitted or received. After a reset, this field is cleared to 000, causing a 7-bit slave address and the data direction  $(R/\overline{W})$  bit to be transferred in a packet of 8 bits. At other times, the SBI0CR1.BC[2:0] field keeps a previously programmed value. Set the baud rate, which have been calculated according to the formula below to meet the specifications of the I<sup>2</sup>C bus, such as the smallest pulse width of tLOW.

- (3) Serial clock
  - a.  $I^2C$  bus clock source

The SBI0CR1.SCK[2:0] field controls the maximum frequency of the SCL0 clock driven out on the SCL0 pin in master mode, as illustrated below. Set a communication baud rate that meets the I<sup>2</sup>C bus specification, such as the shortest pulse width of  $t_{LOW}$ , based on the equations shown below.



Note 1: f<sub>SBI</sub> = f<sub>FPH</sub>

Note 2: It's prohibited to use fc/16 prescaler clock when using SBI block. (I<sup>2</sup>C bus and clock synchrounous)

Figure 3.10.12 I<sup>2</sup>C Bus Clock Source

b. Clock synchronization

Clock synchronization is performed using the wired-AND connection of all  $I^2C$  bus components to the bus. If two or more masters try to transfer messages on the  $I^2C$  bus, the first to pull its clock line low wins the arbitration, overriding other masters producing a high on their clock lines.

Clock signals of two or more devices on the  $I^2C$  bus are synchronized to ensure correct data transfers. Figure 3.10.13 shows a depiction of the clock synchronization mechanism for the  $I^2C$  bus with two masters.



Figure 3.10.13 Clock Synchronization Example

At point a, master A pulls its internal SCL0 level low, bringing the SCL bus line low. The high-to-low transition on the SCL0 bus line causes master B to reset its high-level counter and pull its internal SCL0 level low.

Master A completes its low period at point b. However, the low-to-high transition on its internal SCL0 level does not change the state of the SCL0 bus line if master B's internal SCL0 level is still within its low period. Therefore, master A enters a high wait state, where it does not start counting off its high period.

When master B has counted off its low period at point c, its internal SCL0 level goes high, releasing the SCL0 bus line (High). There will then be no difference between the internal SCL0 levels and the state of the SCL0 bus line, and both master A and master B start counting off their high periods.

This way, a synchronized SCL0 clock is generated with its high period determined by the master with the shortest clock high period and its low period determined by the one with the longest clock low period.

## (4) Slave addressing and address recognition mode

When the SBI0 is configured to operate as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I<sup>2</sup>C bus address to which the SBI0 is to respond. The ALS bit must be cleared for the SBI0 to recognize the incoming slave address.

## (5) Configuring the SBI0 as a master or a slave

Setting the SBI0CR2.MST bit configures the SBI as a master, and clearing it configures the SBI0 as a slave. This bit is cleared by hardware when a STOP condition has been detected and when arbitration for the I<sup>2</sup>C bus has been lost.

(6) Configuring the SBI0 as a transmitter or a receiver

The SBI0CR2.TRX bit is set or cleared by hardware to configure the SBI0 as a transmitter or a receiver. As a slave, the SBI0 is put in either slave-receiver or slave-transmitter mode, depending on the value of the data direction  $(R/\overline{W})$  bit transmitted by the master. When the SBI0 is addressed as a slave, the TRX bit reflects the value of the  $R/\overline{W}$  bit. The TRX bit is set or cleared on the following occasions:

- when transferring data using addressing format
- when the received slave address matches the value in the I2C0AR
- when a general-call address is received; e.g., the eight bits following the START condition are all zeros.

As a master, the SBI0 is put in either master-transmitter or a master-receiver mode upon reception of an acknowledge from an addressed slave. The TRX bit changes to the opposite value of the  $R/\overline{W}$  bit sent by the SBI0. If the SBI0 does not receive an acknowledge from a slave, the TRX bit retains the previous value.

The TRX bit is cleared by hardware when a STOP condition has been detected and when arbitration for the  $I^{2}C$  bus has been lost.

(7) Generating START and STOP conditions

When the SBI0SR.BB bit is cleared, the bus is free. At this time, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes the SBI0 to generate a START condition on the bus and shift out slave address and direction bit. Before generating a START condition, the ACK bit must be set to 1.



Figure 3.10.14 Generating a START Condition and a Slave Address

When the SBI0SR.BB bit is set, the bus is busy. When SBI0SR.BB = 1, writing 1s to the MST, TRX and PIN bits and a 0 to the BB bit causes the SBI0 to start a sequence for generating a STOP condition on the bus to abort the transfer. The MST, TRX, BB and PIN bits should not be altered until a STOP condition appears on the bus.



Figure 3.10.15 Generating a STOP Condition

The BB bit can be read to determine if the I<sup>2</sup>C bus is in use. The BB bit is set when a START condition is detected and cleared when a STOP condition is detected.

Some restrictions are imposed on the generation of a STOP condition when the SBI0 is a master. See section 3.10.6 (4) "Generating a STOP condition".

(8) Asserting and deasserting interrupt requests

When an SBI0 interrupt (INTSBI0) is generated, the pending interrupt not (PIN) bit in the SBI0CR2 is cleared to 0. While the PIN bit is 0, the SBI0 pulls the SCL0 line low.

After transmission or reception of one data word on the  $I^2C$  bus, the PIN bit is automatically cleared. In transmitter mode, the PIN bit is subsequently set to 1 each time the SBI0DBR is written. In receiver mode, the PIN bit is set to 1 each time the SBI0DBR is read.

It takes a period of  $t_{LOW}$  for the SCL0 line to be released after the PIN bit is set.

In address recognition mode (ALS = 0), the PIN bit is cleared when the SBI0 is addressed as a slave and the received slave address matches the value in the I2COAR or is all 0s (e.g., a general call). A write of 1 by software sets the PIN bit, but a write of 0 has no effect on this bit.

(9) SBI0 operating modes

The SBIM[1:0] field in the SBI0CR2 is used to select an operating mode of the SBI0. To configure the SBI0 for  $I^{2}C$  bus mode, set the SBIM[1:0] field to 10 after confirming pin condition of serial bus interface to "H".

A switch to port mode should only be attempted when the bus is free.

(10) Lost-arbitration detection monitor

The I<sup>2</sup>C bus is a multi-master bus and has an arbitration procedure to ensure correct data transfers. A master may start a transfer only if the bus is free.

The  $I^2\!C$  bus arbitration takes place on the SDA0 line.

Figure 3.10.16 shows the arbitration procedure for two masters. Up until point a, the internal data levels of master A and master B are the same. At point a master B's internal data level makes a low-to-high transition while master A's internal data level remains at logic low. However, the SDA0 bus line is held low because it is the wired-AND of the two data outputs. When the SCL0 bus clock goes high at point b, the addressed slave device reads the data transmitted by master A (e.g., winning master). Master B loses arbitration and switches off its data output stage, releasing its SDA0 line (High), so that it does not affect the data transfer initiated by the winning master. In case two competing masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.



Figure 3.10.16 Arbitration Procedure of Two Masters

A master compares its internal data level to the actual level on the SDA0 line at the rising edge of the SCL0 clock. The master loses arbitration if there is a difference between these two values. The losing master sets the AL bit in the SBIOSR to 1, which causes the MST and TRX bits in the same register to be cleared. That is, the losing master switches to slave-receiver mode. Thus, clock output is stopped in data transfer after setting AL bit to 1.

The AL bit is subsequently cleared when data is written to or read from the SBI0DBR and when the SBI0CR2 is programmed with new parameters.



Figure 3.10.17 Master B Loses Arbitration (D7A = D7B, D6A = D6B)

(11) Slave address match monitor

When acting as a slave-receiver, the ALS bit in the I2C0AR determines whether the SBI0 recognizes the incoming slave address or not. In address recognition mode (e.g., ALS = 0), the addressed-as-slave (AAS) bit in the SBI0SR is set when an incoming address over the I<sup>2</sup>C bus matches the value in the I2C0AR or when the general-call address has been received. When ALS = 1, the AAS bit is set when the first data word has been received. The AAS bit is cleared each time the SBI0DBR is read or written.

(12) General-call detection monitor

When acting as a slave-receiver, the AD0 bit in the SBI0SR is set when a general-call address has been received. The general-call address is detected when the eight bits following a START condition are all 0s. The AD0 bit is cleared when a START or STOP condition is detected on the bus.

(13) Last received bit monitor

The LRB bit in the SBI0SR holds the value of the last bit received over the SDA0 line at the rising edge of the SCL0 clock. In acknowledge mode, reading this bit immediately after generation of the INTSBI0 interrupt returns the value of the ACK signal.

## (14) Software reset

The SBI0 provides a software reset, which permits recovery from system lockups caused by external noise. A software reset is performed by a write of 10 followed by a write of 01 to the SWRST[1:0] field in the SBI0CR2. After a software reset, all control and status register bits (except SBI0CR2. SBIM[1:0]) are initialized to their reset values. And SBI0CR1.SWRMON is automatically set to 1 after the SBI circuit has been initialized.

## (15) Serial bus interface data buffer register (SBI0DBR)

The SBI0DBR is a data buffer interfacing to the  $I^2C$  bus. All read and write operations to/from the  $I^2C$  bus are done via this register.

When the SBI0 is acting as a master, loading this register with a slave address and a data direction bit causes a START condition to be generated.

## (16) I<sup>2</sup>C bus address register (I2C0AR)

When the SBI0 is configured as a slave, the SA[6:0] field in the I2C0AR must be loaded with the 7-bit I<sup>2</sup>C bus address to which the SBI0 is to respond.

If the ALS bit in the I2C0AR is cleared, the SBI0 recognizes a slave address transmitted by the master device, interpreting incoming frame structures as per addressing format. If the ALS bit is set, the SBI0 does not recognize a slave address and interprets all frame structures as per free data format.

## (17) Baud rate register (SBI0BR1)

Before the  $I^{2}C$  bus can be used, the P4EN bit in the SBI0BR1 must be set to enable the SBI0 internal baud rate generation logic.

## (18) IDLE2 setting register (SBI0BR0)

The I2SBI0 bit in the SBI0BR0 determines whether the SBI0 is shut down or not when the TMP91CW28 is put in IDLE2 standby mode. This register must be programmed before executing the HALT instruction.

## 3.10.6 Programming Sequences in I<sup>2</sup>C Bus Mode

## (1) SBI0 initialization

First, program the P4EN bit in the SBI0BR1, and the ACK and SCK[2:0] bits in the SBI0CR1. Set the SBI0BR1.P4EN bit to 1 to enable the internal baud rate generation logic. Write 0s to bits 7 to 5 and bit3 in the SBI0CR1.

Next, program the I2C0AR. The SA[6:0] field in the I2C0AR defines the chip's slave address, and the ALS bit (Bit0) selects an address recognition mode. (The ALS bit must be cleared when using the addressing format.)

Next, program the SBI0CR2 to initially configure the SBI0 in slave-receiver mode; e.g., clear the MST, TRX and BB bits to 0, set the PIN bit to 1 and set the SBIM[1:0] field to 10. Write 00 to the SWRST[1:0] field.

## (2) Generating a START condition and a slave address

a. Master mode

In master mode, the following steps are required to generate a START condition and a slave address on the  $\rm I^2C$  bus.

First, ensure that the bus is free (e.g., SBI0CR2.BB = 0).

Next, set the ACK bit in the SBI0CR1 to enable generation of acknowledge clock pulses. Then, load the SBI0DBR with a slave address and a data direction bit to be transmitted via the  $\rm I^2C$  bus.

When BB = 0, writing 1s to the MST, TRX, BB and PIN bits in the SBI0CR2 causes a START condition to be generated on the bus. Following a START condition, the SBI0 generates SCL0 clock pulses nine times: the SBI0 shifts out the contents of the SBI0DBR with the first eight SCL0 clocks, and releases the SDA0 line during the last (e.g., 9th) SCL0 clock to receive an acknowledgement signal from the addressed slave.

The INTSBI0 interrupt request is generated on the falling edge of the ninth SCL0 clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In master mode, the SBI0 holds the SCL0 line low while the PIN bit is 0. Upon interrupt, the TRX bit either remains set or is cleared according to the value of the transmitted direction bit, provided an acknowledgement signal has been returned from the slave.

## b. Slave mode

In slave mode, the following steps are required to receive a START condition and a slave address via the  $\rm I^2C$  bus.

Upon detection of a START condition, the SBI0 clocks in a 7-bit slave address and a data direction bit transmitted by the master during the first eight SCL0 clock pulses. If the received slave address matches its own address in the I2C0AR or is equal to the general-call address (00H), the SBI0 pulls the SDA0 line low during the last (e.g., 9th) SCL0 clock for acknowledgement.

The INTSBI0 interrupt request is generated on the falling edge of the 9th SCL0 clock pulse, and the PIN bit in the SBI0CR2 is cleared to 0. In slave mode, the SBI0 holds the SCL0 line low while the PIN bit is 0.



– – – Slave to master



(3) Transferring a data word

Each time a data word has been transmitted or received, the INTSBI0 interrupt is generated. It is the responsibility of the INTSBI0 interrupt service routine to test the MST bit in the SBI0CR2 to determine whether the SBI is in master or slave mode.

a. Master mode (SBI0CR2.MST = 1)

If the MST bit in the SBI0CR2 is set, then test the TRX bit in the same register to determine whether the SBI0 is in master-transmitter or master-receiver mode.

#### <u>Master-transmitter mode (SBI0CR2.TRX = 1)</u>

Test the LRB bit in the SBI0SR. If the LRB bit is set, that means the slave-receiver requires no further data to be sent from the master-transmitter. The master-transmitter must then generate a STOP condition as described later to stop transmission.

If the LRB bit is cleared, that means the slave-receiver requires further data. If the number of bits per transfer is 8, then write the transmit data into the SBI0DBR. When using other data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then write the transmit data into the SBI0DBR. When the SBI0DBR is loaded, the PIN bit in the SBI0SR is set to 1, and the transmit data is shifted out from the SDA0 pin, clocked by the SCL0 clock. Once the transfer is complete, the INTSBI0 interrupt is generated, the PIN bit is cleared, and the SCL0 line is pulled low. To transmit further data, test the LRB bit again and repeat the above procedure.



Figure 3.10.19 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-transmitter mode)
<u>Master-receiver mode (SBI0CR2.TRX = 0)</u>

When using other than 8 bits data length, program the BC[2:0] and ACK bits in the SBI0CR1, and then read the SBI0DBR. (The first read of the SBI0DBR is a dummy read because data has not yet been received. A dummy read returns an undefined value.) Upon this read, the SCL0 line is released, the PIN bit in the SBI0SR is set. Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA pin with acknowledge timing.

Once the transfer is complete, the INTSBIO interrupt is generated, the PIN bit is cleared, and the SCLO line is pulled low. Each subsequent read from the SBIODBR is accompanied by an SCLO clock pulse for a data word and an acknowledgement signal.



```
Figure 3.10.20 SBI0CR1.BC[2:0] = 000 and SBI0CR1.ACK = 1 (Master-receiver mode)
```

To prepare to terminate the data transfer, the master-receiver must clear the ACK bit in the SBI0CR1 immediately before the read of the second to last data word. This causes an acknowledge clock pulse not to be generated on the last data word.

When the transfer is complete, the INTSBI0 interrupt is generated. After interrupt processing, the INTSBI0 interrupt handler must set the BC[2:0] field in the SBI0CR1 to 001 and read the SBI0DBR, so that a clock is generated on the SCL0 line once. With the ACK bit cleared, the master-receiver holds the SDA0 line high, which signals the end of transfer to the slave-transmitter.

Then, the SBI0 generates the INTSBI0 interrupt again, whereupon the INTSBI0 interrupt service routine must generate a STOP condition to stop communication via the  $I^2C$  bus.



- - - Slave to master



b. Slave mode (SBI0CR2.MST = 0)

Processing to be done in slave mode varies, depending on whether or not the SBIO has switched over to slave mode as a result of lost arbitration.

If the MST bit in the SBI0CR2 is cleared, the SBI0 is in slave mode. In slave mode, the SBI0 generates the INTSBI0 interrupt on four occasions: 1) when the SBI0 has received any slave address; 2) when the SBI0 has received a general-call address; 3) when the received slave address matches its own address in the I2C0AR; and 4) when a data transfer has been completed in response to a general-call.

Also, if the SBI0, as a master, loses arbitration for the I<sup>2</sup>C bus, it switches to slave mode. If arbitration is lost during a data transfer, SCL0 continues to be generated until the data word is complete, then the INTSBI0 interrupt is generated.

When the INTSBI0 interrupt occurs, the PIN bit in the SBI0SR is cleared, and the SCL0 line is pulled low. When the SBI0DBR is read or written or when the PIN bit is set back to 1, the SCL0 line is released after a period of  $t_{LOW}$ .

Test the AL, TRX, AAS and AD0 bits in the SBI0SR to determine the processing required, as summarized in Table 3.10.1.

| TRX | AL  | AAS | AD0 | State                                                                                                                                                                                                        | Processing                                                                                                                                                                                                                                                                                                                                                                                                                |
|-----|-----|-----|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1   | . 1 | 1   | 0   | Arbitration was lost while the slave<br>address was being transmitted, and<br>the SBI0 received a slave address with<br>the direction bit set transmitted by<br>another master.                              | Set the SBI0CR1.BC[2:0] field to the number of bits in a data word and write the transmit data into the SBI0DBR.                                                                                                                                                                                                                                                                                                          |
|     | 0   | 1   | 0   | In slave-receiver mode, the SBI0 received a slave address with the direction bit set transmitted by the master.                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |     | 0   | 0   | In slave-transmitter mode, the SBI0<br>has completed a transmission of one<br>data word.                                                                                                                     | Test the SBI0SR.LRB bit. If the LRB bit<br>is set, that means the master-receiver<br>does not require further data. Set the<br>SBI0CR2.PIN bit to 1 and clear the<br>TRX bit to 0 to release the bus.<br>If the LRB bit is cleared, that means<br>the master-receiver requires further<br>data. Set the SBI0CR1.BC[2:0] field to<br>the number of bits in the data word and<br>write the transmit data to the<br>SBI0DBR. |
| 0   | 1   | 1   | 1/0 | Arbitration was lost while a slave<br>address was being transmitted, and<br>received either a slave address with<br>the direction bit cleared or a<br>general-call address transmitted by<br>another master. | Read the SBI0DBR (a dummy read) to<br>set the SBI0CR2.PIN bit to 1, or write a<br>1 to this bit.                                                                                                                                                                                                                                                                                                                          |
|     |     | 0   | 0   | Arbitration was lost while a slave<br>address or a data word was being<br>transmitted, and the transfer<br>terminated.                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     | 0   | 1   | 1/0 | In slave-receiver mode, the SBI0<br>received either a slave address with<br>the direction bit cleared or a<br>general-call address transmitted by the<br>master.                                             |                                                                                                                                                                                                                                                                                                                                                                                                                           |
|     |     | 0   | 1/0 | In slave-receiver mode, the SBI0 has completed a reception of a data word.                                                                                                                                   | Set the SBI0CR1.BC[2:0] field to the<br>number of bits in the data word and<br>read the received data from the<br>SBI0DBR.                                                                                                                                                                                                                                                                                                |

Table 3.10.1 Processing in Slave Mode

(4) Generating a STOP condition

When the SBI0SR.BB bit is set, setting the MST, TRX and PIN bits in the SBI0CR2 to 1 and clearing the BB bit in the same register causes the SBI0 to start a sequence for generating a STOP condition on the  $I^{2}C$  bus. Do not alter the contents of these bits until the STOP condition is present on the bus.

If another device is holding down the SCL0 bus line, the SBI0 waits until the SCL0 line is released (High) again; when SCL0 is high, the SBI0 drives the SDA0 pin high to generate a STOP condition.



Figure 3.10.22 Generating a STOP Condition (Single master)



Figure 3.10.23 Generating a STOP Condition (Multi master)

(5) Repeated START condition

A data transfer is always terminated by a STOP condition. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave or change the data direction without first generating a STOP condition. The following describes the steps required to generate a repeated START condition.

First, clear the MST, TRX and BB bits in the SBI0CR2 and set the PIN bit in the same register to release the bus. This causes the SDA0 pin to be held high and the SCL0 pin to be released. Because no STOP condition is generated on the bus, other devices think that the bus is busy.

Then, poll the SBI0SR.BB bit until it is cleared to ensure that the SCL0 pin is released. Next, poll the LRB bit until it is set to ensure that no other device is pulling the SCL0 bus line low. Once the bus is determined to be free this way, use the steps described in (2), above, to generate a START condition.

To satisfy the minimum setup time of the START condition, at least 4.7  $\mu s$  wait period must be created by software after the bus becomes free.



Figure 3.10.24 Repeated START Condition

# 3.10.7 Description of Registers Used in Clock-synchronous 8-Bit SIO Mode

This section provides a summary of the registers which control clock-synchronous 8-bit SIO operation and provides its status information for monitoring.

|                                                            |             | 7                                        | 6                                            | 5                                                                                     | 4                                                                                                                                                                                                                                                                                                                                                                                                                  | 3                                                                                                                                                                                                                                            | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 1                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |     |
|------------------------------------------------------------|-------------|------------------------------------------|----------------------------------------------|---------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| SBI0CR1                                                    | Bit symbol  | SIOS                                     | SIOINH                                       | SIOM1                                                                                 | SIOM0                                                                                                                                                                                                                                                                                                                                                                                                              | /                                                                                                                                                                                                                                            | SCK2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | SCK1                                                                                                      | SCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |     |
| (0240H)                                                    | Read/Write  |                                          | ١                                            | N                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                              | V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | V                                                                                                         | W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |     |
|                                                            | Reset value | 0                                        | 0                                            | 0                                                                                     | 0                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                              | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0                                                                                                         | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |     |
| Read-<br>modify-write<br>operation is<br>not<br>supported. | Function    | Start<br>transfer<br>0: Stop<br>1: Start | Abort<br>transfer<br>0: Continue<br>1: Abort | Transfer mc<br>00: Transmit<br>01: (Reserve<br>10: Transmit/<br>mode<br>11: Receive r | ode<br>mode<br>d)<br>Receive<br>node                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              | Seria<br>softw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | I clock freque<br>are reset mo                                                                            | ency/<br>nitor                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |     |
|                                                            |             |                                          |                                              |                                                                                       | $\begin{array}{c} \text{On w} \\ 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \\ 111 \\ \hline \end{array} \\ \hline \\ \begin{array}{c} \text{Trans} \\ 00 \\ 01 \\ 10 \\ 11 \\ \hline \\ 0 \\ 1 \\ \hline \end{array} \\ \hline \\ \begin{array}{c} \text{Aborn} \\ 0 \\ 1 \\ \hline \\ 0 \\ 1 \\ \hline \end{array} \\ \hline \\ \begin{array}{c} \text{Start} \\ 0 \\ 1 \\ \hline \end{array} \\ \end{array}$ | rrites: SCK[2<br>n = 4 600<br>n = 5 312<br>n = 6 156<br>n = 7 78<br>n = 8 39<br>n = 9 19<br>n = 10 9<br>- E<br>sfer mode<br>8-bit transm<br>(Reserved)<br>8-bit receiv<br>transfer<br>Continue<br>Abort (This b<br>transfer<br>Stop<br>Start | $\begin{array}{l} \hline \begin{array}{c} \hline 0 \\ \hline 0 $ | Assumptions<br>System clock<br>Clock gear: f<br>fc = 10 MHz (C<br>Frequency =<br>. (Input from the<br>ode | $\frac{2}{2}$<br>(c) fc<br>(c) fc<br>$\frac{fc}{2^{n}}$ [Hz]<br>(Hz]<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz)<br>(Hz) | n)) |

| Sorial Rue Interface Control Pogieto |      |
|--------------------------------------|------|
| SELAL DUS ILLELALE COLLIO DEUSE      | r 1. |

Note: Clear the SIOS bit and set the SIOINH bit before programming the transfer mode and serial clock frequency bits.

| Senai bus intenace Data buller Registe | Serial Bu | s Interface | Data E | Buffer | Registe |
|----------------------------------------|-----------|-------------|--------|--------|---------|
|----------------------------------------|-----------|-------------|--------|--------|---------|

|                       |             | 7   | 6   | 5   | 4            | 3            | 2   | 1   | 0   |
|-----------------------|-------------|-----|-----|-----|--------------|--------------|-----|-----|-----|
| SBI0DBR               | Bit symbol  | DB7 | DB6 | DB5 | DB4          | DB3          | DB2 | DB1 | DB0 |
| (0241H)               | Read/Write  |     |     |     | R (Receive)/ | W (Transmit) |     |     |     |
| Read-<br>modify-write | Reset value |     |     |     | Unde         | fined        |     |     |     |
| operation is          |             |     |     |     |              |              |     |     |     |

operation is not supported.

Figure 3.10.25 SIO Mode Registers (1) (SBI0CR1 and SBI0DBR for the SBI0)

|                                                            | //          | 7                                        | 6                                            | 5                                                                              | 4                                                                                                         | 3                                                                                                                                                                                                                              | 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 1                                                                                                                            | 0                    |            |
|------------------------------------------------------------|-------------|------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|----------------------|------------|
| SBI1CR1                                                    | Bit symbol  | SIOS                                     | SIOINH                                       | SIOM1                                                                          | SIOM0                                                                                                     |                                                                                                                                                                                                                                | SCK2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | SCK1                                                                                                                         | SCK0                 |            |
| (0248H)                                                    | Read/Write  |                                          | N                                            | V                                                                              |                                                                                                           | /                                                                                                                                                                                                                              | V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | V                                                                                                                            | W                    |            |
|                                                            | Reset value | 0                                        | 0                                            | 0                                                                              | 0                                                                                                         | /                                                                                                                                                                                                                              | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0                                                                                                                            | 0                    |            |
| Read-<br>modify-write<br>operation is<br>not<br>supported. | Function    | Start<br>transfer<br>0: Stop<br>1: Start | Abort<br>transfer<br>0: Continue<br>1: Abort | Transfer mc<br>00: Transmi<br>01: (Reserv<br>10: Transm<br>mode<br>11: Receive | ode<br>it mode<br>ed)<br>it/Receive<br>mode                                                               |                                                                                                                                                                                                                                | Seria<br>softw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | I clock freque<br>are reset mo                                                                                               | ency/<br>nitor       |            |
|                                                            |             |                                          |                                              |                                                                                | On w<br>000<br>001<br>010<br>011<br>100<br>101<br>111<br>Trans<br>00<br>01<br>10<br>11<br>Abort<br>0<br>1 | rites: SCK[2<br>n = 4 600<br>n = 5 312<br>n = 6 156<br>n = 7 78<br>n = 8 39<br>n = 9 19<br>n = 10 9<br>- E<br>sfer mode<br>8-bit transn<br>(Reserved)<br>8-bit transn<br>8-bit receiv<br>transfer<br>Continue<br>Abort (This b | $\begin{array}{c} \hline \begin{array}{c} \hline \begin{array}{c} \hline \end{array} \\ \hline \end{array} $ \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}   \hline  \\ \hline \end{array}  \\ \hline \end{array} \\ \hline \end{array} \\ \hline  \\ \hline \end{array}  \\ \hline  \hline  \hline  \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array}  \\ \hline  \\ \hline  \hline  \\ \hline  \hline  \\ \hline  \\ \hline  \\ \hline   \hline  \\ \hline  \\ \hline   \\ \hline  \\ \hline  \hline  \\ \hline  \\ \hline  \hline   \hline  \\ \hline  \hline | lock frequence<br>Assumptions<br>System clock<br>Clock gear: fr<br>fc = 10 MHz (C<br>Frequency =<br>c (Input from the<br>ode | er transfer is about | (pin)<br>] |
|                                                            |             |                                          |                                              |                                                                                | → Start                                                                                                   | transfer                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                              |                      |            |
|                                                            |             |                                          |                                              |                                                                                | 0                                                                                                         | Stop                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                              |                      |            |
|                                                            |             |                                          |                                              |                                                                                | 1                                                                                                         | Start                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                              |                      |            |

Serial Bus Interface Control Register 1

Note: Clear the SIOS bit and set the SIOINH bit before programming the transfer mode and serial clock frequency bits.

| Serial Bus | Interface | Data | Buffer | Register |
|------------|-----------|------|--------|----------|
|------------|-----------|------|--------|----------|

|                       |             |     |     |     |              | -            |     |     |     |
|-----------------------|-------------|-----|-----|-----|--------------|--------------|-----|-----|-----|
|                       |             | 7   | 6   | 5   | 4            | 3            | 2   | 1   | 0   |
| SBI0DBR               | Bit symbol  | DB7 | DB6 | DB5 | DB4          | DB3          | DB2 | DB1 | DB0 |
| (0249H)               | Read/Write  |     |     |     | R (Receive)/ | W (Transmit) |     |     |     |
| Read-<br>modify-write | Reset value |     |     |     | Unde         | fined        |     |     |     |
| operation is          |             |     |     |     |              |              |     |     |     |

not supported.

Figure 3.10.26 SIO Mode Registers (2) (SBI1CR1 and SBI1DBR for the SBI1)

|                                                   |             | 7 | 6 | 5 | 4 | 3                                                                                | 2                                  | 1        | 0        |
|---------------------------------------------------|-------------|---|---|---|---|----------------------------------------------------------------------------------|------------------------------------|----------|----------|
| SBI0CR2                                           | Bit symbol  |   |   |   |   | SBIM1                                                                            | SBIM0                              | -        | -        |
| (0243H)                                           | Read/Write  |   |   |   |   | V                                                                                | V                                  | W        | W        |
| Read-                                             | Reset value |   | / | / |   | 0                                                                                | 0                                  | 0        | 0        |
| modify-write<br>operation is<br>not<br>supported. | Function    |   |   |   |   | Operating<br>00: Port me<br>01: SIO me<br>10: I <sup>2</sup> C bus<br>11: (Reser | mode<br>ode<br>ode<br>mode<br>ved) | (Note 2) | (Note 2) |
| -                                                 |             |   |   |   |   | ,                                                                                | ,                                  |          |          |

Serial Bus Interface Control Register 2

Note 1: The BC[2:0] bits in the SBI0CR1 register must

be cleared to 000 before selecting

clock-synchronous 8-bit SIO mode.

Note 2: Please always write SBI0CR2[1:0] to 00.

Operating mode

00 Port mode (Serial bus interface output disabled) 01 Clock-synchronous 8-bit SIO mode 10 I<sup>2</sup>C bus mode (Reserved) 11

|                                                                                                     |             |   | 5      | Serial Bus | Interface | Register                     |                              |                                   |         |  |
|-----------------------------------------------------------------------------------------------------|-------------|---|--------|------------|-----------|------------------------------|------------------------------|-----------------------------------|---------|--|
|                                                                                                     | /           | 7 | 6      | 5          | 4         | 3                            | 2                            | 1                                 | 0       |  |
| SBI0SR                                                                                              | Bit symbol  |   |        |            |           | SIOF                         | SEF                          |                                   |         |  |
| (0243H)                                                                                             | Read/Write  |   |        |            |           | I                            | R                            | /                                 |         |  |
|                                                                                                     | Reset value |   |        |            |           | 0                            | 0                            |                                   |         |  |
|                                                                                                     | Function    |   |        |            |           | Serial<br>transfer<br>status | Shift<br>operation<br>status |                                   |         |  |
| Serial transfer status monitor Shift operation   0 Terminated 0   1 In progress 1   1 In progress 1 |             |   |        |            |           |                              |                              | ition status r<br>inated<br>gress | nonitor |  |
|                                                                                                     |             | 7 | 6      | 5          | 4         | 3                            | 2                            | 1                                 | 0       |  |
| SBI0BR0                                                                                             | Bit symbol  | _ | I2SBI0 |            |           |                              |                              |                                   |         |  |
| (0244H)                                                                                             | Read/Write  | W | R/W    |            |           |                              |                              |                                   |         |  |

|                                                   | /           | 1                             | 0                        | 0 |   | 0 | 4 | 1 | U |
|---------------------------------------------------|-------------|-------------------------------|--------------------------|---|---|---|---|---|---|
| SBI0BR0                                           | Bit symbol  | -                             | I2SBI0                   |   |   |   |   |   |   |
| (0244H)                                           | Read/Write  | W                             | R/W                      |   | / |   | / | / |   |
| Read-                                             | Reset value | 0                             | 0                        |   | / |   | / | / |   |
| modify-write<br>operation is<br>not<br>supported. | Function    | Must be<br>written as<br>"0". | IDLE2<br>0: OFF<br>1: ON |   |   |   |   |   |   |
|                                                   |             |                               |                          |   |   |   |   |   |   |

Operation in IDLE2 mode

OFF 0



### Serial Bus Interface Baud Rate Register 1

|                                                            |             | 7                                    | 6                             | 5 | 4 | 3  | 2           | 1             | 0  |
|------------------------------------------------------------|-------------|--------------------------------------|-------------------------------|---|---|----|-------------|---------------|----|
| SBI0BR1                                                    | Bit symbol  | P4EN                                 | -                             | / |   |    |             | /             |    |
| (0245H)                                                    | Read/Write  | W                                    | W                             | / | / |    | /           | /             |    |
|                                                            | Reset value | 0                                    | 0                             |   |   |    |             |               |    |
| Read-<br>modify-write<br>operation is<br>not<br>supported. | Function    | Internal<br>clock<br>0: OFF<br>1: ON | Must be<br>written as<br>"0". |   |   |    |             |               |    |
|                                                            |             |                                      |                               |   |   | In | ternal baud | rate generato | or |

OFF 0 ON 1

Figure 3.10.27 SIO Mode Registers (3) (SBI0CR2, SBI0SR, SBI0BR0, and SBI0BR1 for the SBI0)

|                                                   | /           | 7 | 6 | 5 | 4 | 3                                                                                 | 2                           | 1        | 0        |
|---------------------------------------------------|-------------|---|---|---|---|-----------------------------------------------------------------------------------|-----------------------------|----------|----------|
| SBI1CR2                                           | Bit symbol  |   |   |   |   | SBIM1                                                                             | SBIM0                       | -        | -        |
| (024BH)                                           | Read/Write  |   |   | / | / | V                                                                                 | V                           | W        | W        |
| Read-                                             | Reset value |   |   | / | / | 0                                                                                 | 0                           | 0        | 0        |
| modify-write<br>operation is<br>not<br>supported. | Function    |   |   |   |   | Operating<br>00: Port mo<br>01: SIO mo<br>10: I <sup>2</sup> C bus<br>11: (Reserv | mode<br>ode<br>mode<br>wed) | (Note 2) | (Note 2) |

Serial Bus Interface Control Register 2

Note 1: The BC[2:0] bits in the SBI1CR1 register must be cleared to 000 before selecting

clock-synchronous 8-bit SIO mode.

Note 2: Please always write SBI1CR2[1:0] to 00.

Operating mode

| 00 | Port mode (Serial bus interface output disabled) |
|----|--------------------------------------------------|
| 01 | Clock-synchronous 8-bit SIO mode                 |
| 10 | I <sup>2</sup> C bus mode                        |
| 11 | (Reserved)                                       |

| Serial Bus Interface Register |             |   |          |                                                             |           |                              |                              |        |   |  |  |  |
|-------------------------------|-------------|---|----------|-------------------------------------------------------------|-----------|------------------------------|------------------------------|--------|---|--|--|--|
|                               |             | 7 | 6        | 5                                                           | 4         | 3                            | 2                            | 1      | 0 |  |  |  |
| SBI1SR                        | Bit symbol  | / |          |                                                             |           | SIOF                         | SEF                          |        |   |  |  |  |
| (024BH)                       | Read/Write  | / |          |                                                             |           |                              | R                            |        |   |  |  |  |
|                               | Reset value | / |          |                                                             |           | 0                            | 0                            |        |   |  |  |  |
|                               | Function    |   |          |                                                             |           | Serial<br>transfer<br>status | Shift<br>operation<br>status |        |   |  |  |  |
|                               |             |   | Serial   | rial transfer status monitor Shift operation status monitor |           |                              |                              |        |   |  |  |  |
|                               |             |   | 1 li     | n progress                                                  |           |                              | 1 In pro                     | ogress |   |  |  |  |
|                               |             |   | Serial E | Bus Interfa                                                 | ce Baud F | Rate Regis                   | ter 0                        |        |   |  |  |  |
|                               |             | 7 | 6        | 5                                                           | 4         | 3                            | 2                            | 1      | 0 |  |  |  |
| SBI1BR0                       | Bit symbol  | _ | I2SBI0   |                                                             |           |                              |                              |        |   |  |  |  |
| (024CH)                       | Read/Write  | W | R/W      |                                                             |           |                              |                              |        |   |  |  |  |
| Read-                         | Reset value | 0 | 0        |                                                             |           |                              |                              |        |   |  |  |  |

| 0220                                              | ,           |                               |                          |   |   |   | _ |
|---------------------------------------------------|-------------|-------------------------------|--------------------------|---|---|---|---|
| (024CH)                                           | Read/Write  | W                             | R/W                      | / | / | / |   |
| Read-                                             | Reset value | 0                             | 0                        | / | / | / |   |
| modify-write<br>operation is<br>not<br>supported. | Function    | Must be<br>written as<br>"0". | IDLE2<br>0: OFF<br>1: ON |   |   |   |   |
|                                                   |             |                               |                          |   |   |   |   |

Operation in IDLE2 mode

0 OFF

ON 1

|                                                            | /           | 7                                    | 6                             | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------------------------------------------|-------------|--------------------------------------|-------------------------------|---|---|---|---|---|---|
| SBI1BR1                                                    | Bit symbol  | P4EN                                 | -                             | / | / | / | / | / | / |
| (024DH)                                                    | Read/Write  | W                                    | W                             | / |   |   |   |   |   |
|                                                            | Reset value | 0                                    | 0                             |   |   |   |   |   |   |
| Read-<br>modify-write<br>operation is<br>not<br>supported. | Function    | Internal<br>clock<br>0: OFF<br>1: ON | Must be<br>written as<br>"0". |   |   |   |   |   |   |

Serial Bus Interface Baud Rate Register 1

Internal baud rate generator

0 OFF ON 1

Figure 3.10.28 SIO Mode Registers (4) (SBI1CR2, SBI1SR, SBI1BR0, and SBI1BR1 for the SBI1)

- (1) Serial clock
  - a. Clock source

The clock source for SIO mode can be selected from internal and external clocks through the programming of the SCK[2:0] field in the SBI0CR1.

# Internal clocks

One of the seven internal clocks can be used as a serial clock, which is driven onto the SCK0 pin.

If software is slow and the reading of the received data or the writing of the transmit data cannot keep up with the serial clock rate, the SBI0 automatically inserts a wait period, as shown below. During this period, the serial clock is temporarily stopped to suspend a shift operation.





# External clock (SBI0CR1.SCK[2:0] = 111)

If the SCK[2:0] field in the SBI0CR1 contains 111, the SBI0 uses an external clock supplied from the SCK0 pin as a serial clock. For proper shift operations, the clock high width and the clock low width must satisfy the following relationship, so that the maximum transfer frequency is 0.6 MHz (when fc = 10 MHz).





Figure 3.10.30 Maximum External Clock Frequency

b. Shift edge types

In transmit mode, leading-edge shift is used. In receive mode, trailing-edge shift is used.

# Leading-edge shift

Every bit of SIO data is shifted by the leading edge of the serial clock (Falling edge of SCK0).

# Trailing-edge shift

Every bit of SIO data is shifted by the trailing edge of the serial clock (Rising edge of SCK0).



\*: Don't care

Figure 3.10.31 Shift Edge Types

# (2) Transfer modes

The SBI0 supports three SIO transfer modes: Receive mode, transmit mode and transmit/receive mode. The SIOM[1:0] field in the SBI0CR1 is used to select a transfer mode.

### a. 8-bit transmit mode

Configure the SIO interface in transmit mode and write the transmit data into the SBI0DBR. Then setting the SIOS bit in the SBI0CR1 initiates a transmission. The contents of the SBI0DBR are moved to an internal shift register and then shifted out on the SOO pin, with the least-significant bit (LSB) first, synchronous to the serial clock. Once the transmit data is transferred to the shift register, the SBI0DBR becomes empty, and the buffer-empty interrupt (INTSBI0) is generated.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTSBIO interrupt service routine provides the next transmit data to the SBI0DBR. Once the SBI0DBR is loaded, the SIO interface will automatically get out of the wait state.

In external clock mode, the INTSBI0 interrupt service routine must provide the next transmit data to the SBI0DBR before the previous transmit data has been shifted out. Therefore, the data rate is a function of the maximum latency between when the INTSBI0 interrupt is generated and when the SBI0DBR is loaded by the interrupt service routine.

At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SOO pin between when the SBIOSR.SIOF bit is set and when SCK subsequently goes low.

Transmission can be terminated by the INTSBI0 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, the remaining bits in the SBI0DBR continue to be shifted out before transmission ends. In this case, software can check the SBI0SR.SIOF bit to determine whether transmission has come to an end (0 = end-of-transmission). If the SIOINH bit is set, the ongoing transmission is aborted immediately, and the SIOF bit is cleared at that point.

In external clock mode, the SIOS bit must be cleared before the SIO interface begins shifting out the next transmit data. Otherwise, the SIO will stop after sending out dummy data.



(b) External clock mode

Figure 3.10.32 Transmit Mode

Example: Terminating transmission by SIOS (External clock mode)

| STEST1: | BIT                  | 2, (SBI0SR)          | ; If $SEF = 1$         | then loop. |
|---------|----------------------|----------------------|------------------------|------------|
|         | JR                   | NZ, STEST1           |                        |            |
| STEST2: | $\operatorname{BIT}$ | 0, (P6)              | ; If SCK = $0$         | then loop. |
|         | JR                   | Z, STEST2            |                        |            |
|         | LD                   | (SBI0CR1), 00000111B | ; SIOS $\leftarrow 0.$ |            |



Figure 3.10.33 Retention Time of the Last Transmitted Bit

b. 8-bit receive mode

Configure the SIO interface in receive mode. Then setting the SIOS bit in the SBIOCR1 enables reception. The receive data is clocked into the internal shift register via the SIO pin, with the least-significant bit (LSB) first, synchronous to the serial clock. Once the shift register is fully loaded, the received byte is transferred to the SBIODBR, and the buffer-full interrupt (INTSBIO) is generated. The INTSBIO interrupt service routine must then pick up the received data from the SBIODBR.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) until the INTSBI0 interrupt service routine reads the data from the SBI0DBR.

In external clock mode, shift operations continue, synchronous to the external clock. The INTSBI0 interrupt service routine must read the data from the SBI0DBR before the next serial clock pulse is applied. Otherwise, subsequently received data will be canceled. In this mode, the maximum data rate is a function of the maximum latency between when the INTSBI0 interrupt is generated and when the SBI0DBR is read by the interrupt service routine.

Reception can be terminated by the INTSBI0 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBI0DBR. In this case, software can check the SBI0SR.SIOF bit to determine whether reception has come to an end (0 = end-of-reception). If the SIOINH bit is set, the ongoing reception is aborted immediately, and the SIOF bit is cleared at that point. (The received data becomes invalid, there is no need to read it out.)

Note: The contents of the SBI0DBR are not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing reception and have the INTSBI0 interrupt service routine pick up the last received data.



Figure 3.10.34 Receive Mode (Internal clock mode)

### c. 8-bit transmit/receive mode

Configure the SIO interface in transmit/receive mode and write the transmit data into the SBI0DBR. Then setting the SIOS bit in the SBI0CR1 initiates transmission and reception. The transmit data is shifted out through the SOO pin, with the least-significant bit (LSB) first, with the falling edge of the serial clock, while at the same time the receive data is shifted in through the SIO pin with the rising edge of the serial clock. Once the shift register is fully loaded with eight bits of the received data, it is transferred to the SBI0DBR, and the INTSBI0 interrupt is generated. The INTSBI0 interrupt service routine must then pick up the received data from the SBI0DBR and writes the next transmit data into the SBI0DBR. Because the SBI0DBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.

In internal clock mode, the SIO interface will be in wait state (SCK will stop) after a read of the received data until a write of the transmit data.

In external clock mode, shift operations continue, synchronous to the external clock. Therefore, software must read the received data and write the transmit data before the next shift operation begins. In this mode, the maximum data rate is a function of the maximum latency between when the INTSBI0 interrupt is generated and when the interrupt service routine reads the received data and writes the transmit data.

At the beginning of a transmission, the value of the last bit of the previously transmitted byte appears on the SO0 pin between when the SBI0SR.SIOF bit is set and when SCK subsequently goes low.

Transmission/reception can be terminated by the INTSBI0 interrupt service routine clearing the SIOS bit to 0 or setting the SIOINH bit to 1. If the SIOS bit is cleared, reception continues until the shift register is fully loaded and transferred to the SBI0DBR. In this case, software can check the SBI0SR.SIOF bit to determine whether transmission/reception has come to an end (0 =end-of-reception/transmission). If the SIOINH bit is set, the ongoing transmission/reception is aborted immediately, and the SIOF bit is cleared at that point. Note: The contents of the SBI0DBR are not preserved after changing the transfer mode. Before changing the transfer mode, clear the SIOS bit to complete the ongoing transmission/reception and have the INTSBI0 interrupt service routine pick up the last received data.

# TOSHIBA



Figure 3.10.36 Retention Time of the Transmit Data in Receive/Transmit Mode

t<sub>SODH</sub> = Min 4/f<sub>FPH</sub> [s]

# 3.11 Analog-to-Digital Converter (ADC)

The TMP91CW28 has a 8-channel, multiplexed-input, 10-bit successive-approximation analog-to-digital converter (ADC).

Figure 3.11.1 shows a block diagram of the ADC. The eight analog input channels (AN0 to AN7) can be used as general-purpose digital inputs (Port 5) if not needed as analog channels.

Note: Ensure that the ADC has halted before executing the HALT instruction to place the TMP91CW28 in IDLE2, IDLE1 or STOP mode to reduce power supply current. Otherwise, the TMP91CW28 might go into a standby mode while the internal analog comparator is still active.



Figure 3.11.1 ADC Block Diagram

# 3.11.1 Register Description

The ADC has two mode control registers (ADMOD0 and ADMOD1) and four conversion result high/low register pairs (ADREG04H/L, ADREG15H/L, ADREG26H/L and ADREG37H/L). The conversion result registers contain the digital values of completed conversions.

Figure 3.11.2 to Figure 3.11.5 show the registers available in the ADC.





Figure 3.11.2 AD Conversion Registers (1)

|         |             | 7                               | 6                                                    | 5        | 4        | 3                                                           |              | 2               | 1                                 | 0              |
|---------|-------------|---------------------------------|------------------------------------------------------|----------|----------|-------------------------------------------------------------|--------------|-----------------|-----------------------------------|----------------|
| ADMOD1  | Bit symbol  | VREFON                          | I2AD                                                 |          |          | ADTR                                                        | GE           | ADCH2           | ADCH1                             | ADCH0          |
| (02B1H) | Read/Write  | R/W                             | R/W                                                  |          |          |                                                             |              | F               | R/W                               |                |
|         | Reset value | 0                               | 0                                                    |          |          | 0                                                           |              | 0               | 0                                 | 0              |
|         | Function    | VREF control<br>0: OFF<br>1: ON | ADC<br>operation in<br>IDLE2 mode<br>0: OFF<br>1: ON |          |          | External<br>conversio<br>trigger<br>0: Disable<br>1: Enable | on<br>e<br>e | Ana             | log input channel                 | select         |
|         |             |                                 |                                                      |          |          |                                                             |              |                 | Ţ                                 |                |
|         |             | Analog input channel select     |                                                      |          |          |                                                             |              |                 |                                   |                |
|         |             |                                 |                                                      |          | S        | CAN                                                         | Fixed        | 0<br>-channel \ | ( Char                            | 1<br>Inel Scan |
|         |             |                                 |                                                      | <i>F</i> | DCH[2:0] | $\sim$ (                                                    | Ν            | /lode /         |                                   | Mode )         |
|         |             |                                 |                                                      |          | 000      |                                                             | 1            | AN0             | AN0                               |                |
|         |             |                                 |                                                      |          | 001      |                                                             | 1            | AN1             | AN0→AN1                           |                |
|         |             |                                 |                                                      |          | 010      | - )                                                         | 1            | AN2             | AN0→AN1→                          | AN2            |
|         |             |                                 |                                                      |          | 011 (NOt | e)                                                          | -            | 4N3             | ANU-AN1-                          | AN2-AN3        |
|         |             |                                 |                                                      |          | 100      |                                                             | -            | 4N5             |                                   |                |
|         |             |                                 |                                                      |          | 110      |                                                             | ,            | ANG             | $AN4 \rightarrow AN5 \rightarrow$ | ANG            |
|         |             |                                 |                                                      |          | 111      |                                                             |              | AN7             | AN4→AN5→                          | AN6→AN7        |
|         |             |                                 |                                                      |          |          | → AD                                                        | exte         | ernal conver    | sion trigger (                    | ADTRG )        |
|         |             |                                 |                                                      |          |          | 0                                                           | Dis          | sable           |                                   |                |
|         |             |                                 |                                                      |          |          | 1                                                           | En           | able            |                                   |                |
|         |             |                                 |                                                      |          |          | $\rightarrow AD$                                            | Сор          | eration in ID   | DLE2 mode                         |                |
|         |             |                                 |                                                      |          |          | 0                                                           | OF           | F               |                                   |                |
|         |             |                                 |                                                      |          |          | 1                                                           | O            | ١               |                                   |                |
|         |             |                                 |                                                      |          |          | →_Re                                                        | ferer        | nce voltage f   | or the ADC                        |                |
|         |             |                                 |                                                      |          |          | 0                                                           | OF           | F               |                                   |                |
|         |             |                                 |                                                      |          |          | 1                                                           | O            | 1               |                                   |                |

AD Mode Control Register 1

Set the VREFON bit to 1 before setting the ADS bit in the ADMOD0 to start a conversion.

Note: The AN3 pin is shared with the  $\overline{ADTRG}$  pin. Therefore, when the external conversion trigger input ( $\overline{ADTRG}$ ) is enabled (e.g., when ADMOD1.ADTRGE = 1), the ADCH[2:0] field must not be programmed to 011.

Figure 3.11.3 AD Conversion Registers (2)

|          |             | 7           | 6          | 5 | 4 | 3 | 2 | 1 | 0            |
|----------|-------------|-------------|------------|---|---|---|---|---|--------------|
| ADREG04L | Bit symbol  | ADR01       | ADR00      |   |   |   |   |   | ADR0RF       |
| (02A0H)  | Read/Write  | F           | R          | / | / |   | / | / | R            |
|          | Reset value | Undefined   |            | / | / |   | / | / | 0            |
|          | Function    | Lower 2 bit | s of an AD |   |   |   |   |   | Conversion   |
|          |             | conversi    | on result  |   |   |   |   |   | result store |
|          |             |             |            |   |   |   |   |   | flag         |
|          |             |             |            |   |   |   |   |   | 1: Stored    |

### AD Conversion Result Low Register 0/4

### AD Conversion Result High Register 0/4

|          |             | 7     | 6                                       | 5     | 4     | 3     | 2     | 1     | 0     |  |  |  |  |
|----------|-------------|-------|-----------------------------------------|-------|-------|-------|-------|-------|-------|--|--|--|--|
| ADREG04H | Bit symbol  | ADR09 | ADR08                                   | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |  |  |  |  |
| (02A1H)  | Read/Write  | R     |                                         |       |       |       |       |       |       |  |  |  |  |
|          | Reset value |       | Undefined                               |       |       |       |       |       |       |  |  |  |  |
|          | Function    |       | Upper 8 bits of an AD conversion result |       |       |       |       |       |       |  |  |  |  |

#### AD Conversion Result Low Register 1/5

|          |             | 7                                       | 6     | 5 | 4 | 3 | 2 | 1 | 0                                               |
|----------|-------------|-----------------------------------------|-------|---|---|---|---|---|-------------------------------------------------|
| ADREG15L | Bit symbol  | ADR11                                   | ADR10 | / | / | / | / | / | ADR1RF                                          |
| (02A2H)  | Read/Write  | F                                       | R     | / | / |   |   | / | R                                               |
|          | Reset value | Undefined                               |       | / | / |   |   | / | 0                                               |
|          | Function    | Lower 2 bits of an AD conversion result |       |   |   |   |   |   | Conversion<br>result store<br>flag<br>1: Stored |

#### Lower 2 bits of an AD conversion result



result has been stored in the ADREGxH/L register pair. This bit is cleared when either the ADREGxH or the ADREGxL is read.

Figure 3.11.4 AD Conversion Registers (3)

|          |             | 7           | 6          | 5 | 4 | 3 | 2 | 1 | 0            |
|----------|-------------|-------------|------------|---|---|---|---|---|--------------|
| ADREG26L | Bit symbol  | ADR21       | ADR20      |   |   |   |   |   | ADR2RF       |
| (02A4H)  | Read/Write  | F           | 2          |   | / | / | / | / | R            |
|          | Reset value | Unde        | fined      |   | / | / | / | / | 0            |
|          | Function    | Lower 2 bit | s of an AD |   |   |   |   |   | Conversion   |
|          |             | conversi    | on result  |   |   |   |   |   | result store |
|          |             |             |            |   |   |   |   |   | flag         |
|          |             |             |            |   |   |   |   |   | 1: Stored    |

#### AD Conversion Result Low Register 2/6

### AD Conversion Result High Register 2/6

|          |             | 7                                       | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |  |  |
|----------|-------------|-----------------------------------------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| ADREG26H | Bit symbol  | ADR29                                   | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |  |  |  |
| (02A5H)  | Read/Write  | R                                       |       |       |       |       |       |       |       |  |  |  |
|          | Reset value | Undefined                               |       |       |       |       |       |       |       |  |  |  |
|          | Function    | Upper 8 bits of an AD conversion result |       |       |       |       |       |       |       |  |  |  |

#### AD Conversion Result Low Register 3/7

|          |             | 7                                       | 6     | 5 | 4 | 3 | 2 | 1 | 0                                               |
|----------|-------------|-----------------------------------------|-------|---|---|---|---|---|-------------------------------------------------|
| ADREG37L | Bit symbol  | ADR31                                   | ADR30 | / | / |   |   | / | ADR3RF                                          |
| (02A6H)  | Read/Write  | F                                       | R     | / | / | / | / | / | R                                               |
|          | Reset value | Undefined                               |       | / | / | / | / | / | 0                                               |
|          | Function    | Lower 2 bits of an AD conversion result |       |   |   |   |   |   | Conversion<br>result store<br>flag<br>1: Stored |

#### AD Conversion Result High Register 3/7



ADREGxL is read.

Figure 3.11.5 AD Conversion Registers (4)

# 3.11.2 Operation

(1) Analog reference voltages

The VREFH and VREFL pins provide the reference voltages for the ADC. These pins establish the full-scale range for the internal resistor string, which divides the range into 1024 steps. The digital result of the conversion is derived by comparing the sampled analog input voltage to the resistor string voltages.

Clearing the VREFON bit in the ADMOD1 turns off the switch between VREFH and VREFL. Once the VREFON bit is cleared, the internal reference voltage requires a recovery time of 3  $\mu s$  to stabilize after the VREFON bit is again set to 1. This recovery time is independent of the system clock frequency. The ADS bit in the ADMOD0 must then be set to initiate a conversion.

(2) Selecting an analog input channel(s)

There are two basic conversion modes: Fixed-channel mode and channel scan mode. The SCAN bit in the ADMOD0 affects the conversion channel(s) that will be selected as follows.

• Fixed-channel mode (ADMOD0.SCAN = 0)

When the SCAN bit in the ADMOD0 is cleared, the ADC runs conversions on a single input channel selected from AN0 to AN7 via the ADCH[2:0] field in the ADMOD1.

• Channel scan mode (ADMOD0.SCAN = 1)

When the SCAN bit in the ADMOD0 is set, the ADC runs conversions on sequential channels in a specific group selected via the ADCH[2:0] field in the ADMOD1.

Refer to Table 3.11.1. After a reset, the ADMOD0.SCAN bit defaults to 0, and the ADMOD1.ADCH[2:0] field defaults to 000. Thus, the AN0 pin is selected as the conversion channel. The AN0 to AN7 pins can be used as general-purpose input ports if not used as analog input channels.

|     | Fixed-channel Mode | Channel Scan Mode |  |
|-----|--------------------|-------------------|--|
|     | ADMOD0.SCAN = 0    | ADMOD0.SCAN = 1   |  |
| 000 | ANO                | ANO               |  |
| 001 | AN1                | AN0→AN1           |  |
| 010 | AN2                | AN0→AN1→AN2       |  |
| 011 | AN3                | AN0→AN1→AN2→AN3   |  |
| 100 | AN4                | AN4               |  |
| 101 | AN5                | AN4→AN5           |  |
| 110 | AN6                | AN4→AN5→AN6       |  |
| 111 | AN7                | AN4→AN5→AN6→AN7   |  |

Table 3.11.1 Analog Input Channel Selection

(3) Starting an AD conversion

The ADC initiates a conversion or a sequence of conversions when the ADS bit in the ADMOD0 is set, or when a falling edge is applied to the  $\overline{\text{ADTRG}}$  pin if the ADTRGE bit in the ADMOD1 is set. When a conversion starts, the busy flag (ADMOD0.ADBF) is set.

Writing a 1 to the ADS bit causes the ADC to abort any ongoing conversion and start sampling the selected channel to begin a new conversion. The conversion result store flag (ADREGxL.ADRxRF) indicates whether the result register contains a valid digital result at that point.

In external conversion trigger mode, a falling edge on the ADTRG pin is ignored while a conversion is in progress.

(4) Conversion modes and conversion-done interrupts

The ADC supports the following four conversion modes:

- Fixed-channel single conversion mode
- Channel scan single conversion mode
- Fixed-channel continuous conversion mode
- Channel scan continuous conversion mode

The REPEAT and SCAN bits in the ADMOD0 select the conversion mode.

The ADC generates the INTAD interrupt and sets the EOCF bit in the ADMOD0 at the end of the conversion process.

a. Fixed-channel single conversion mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 00. In this mode, the ADC performs a single conversion on a single selected channel. When a conversion is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

b. Channel scan single conversion mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 01. In this mode, the ADC performs a single conversion on each of a selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit, clears the ADMOD0.ADBF bit and generates the INTAD interrupt.

c. Fixed-channel continuous conversion mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 10. In this mode, the ADC repeatedly converts a single selected channel. When a conversion process is completed, the ADC sets the ADMOD.EOCF bit. The ADMOD0.ADBF bit remains set.

The ITM0 bit in the ADMOD0 controls interrupt generation in this mode. If the ITM0 bit is cleared, the ADC generates an interrupt after each conversion. If the ITM0 bit is set, the ADC generates an interrupt after every four conversions.

### d. Channel scan continuous conversion mode

This mode is selected by programming the REPEAT and SCAN bits in the ADMOD0 to 11. In this mode, the ADC repeatedly converts the selected group of channels. When a single conversion sequence is completed, the ADC sets the ADMOD0.EOCF bit and generates the INTAD interrupt. The ADMOD0.ADBF bit remains set.

In continuous conversion modes (c and d), clearing the ADMOD0.REPEAT bit stops the conversion sequence after the ongoing conversion process is completed. The ADMOD0.ADBF bit is cleared.

If the I2AD bit in the ADMOD1 is cleared, putting the TMP91CW28 in any HALT mode (IDLE2, IDLE1, or STOP) causes the ADC to be immediately disabled, even if a conversion is in progress. Once the TMP91CW28 exits the HALT mode, the ADC restarts a conversion sequence when in a continuous conversion mode (c or d), but remains inactive when in a single conversion mode (a or b).

Table 3.11.2 summarizes interrupt request generation in each of the conversion modes.

| Modo                                          | Interrupt Request                   | ADMOD0 |        |      |  |  |
|-----------------------------------------------|-------------------------------------|--------|--------|------|--|--|
| Mode                                          | Generation ITM0                     |        | REPEAT | SCAN |  |  |
| Fixed-channel single<br>conversion mode       | After a conversion                  | х      | 0      | 0    |  |  |
| Channel scan single<br>conversion mode        | After a scan conversion sequence    | х      | 0      | 1    |  |  |
| Fixed-channel                                 | After each conversion               | 0      |        |      |  |  |
| continuous<br>conversion mode                 | After every four conversions        | 1      | 1      | 0    |  |  |
| Channel scan<br>continuous<br>conversion mode | After each scan conversion sequence | х      | 1      | 1    |  |  |

Table 3.11.2 Interrupt Request Generation in Each AD Conversion Mode

X: Don't care

# (5) Conversion time

The conversion process requires 84 conversion states per channel. For example, this results in a conversion time of 16.8  $\mu$ s with 10 MHz f<sub>FPH</sub>.

(6) Storing and reading the AD conversion result

Conversion results are loaded into conversion result high/low register pairs (ADREG04H/L to ADREG37H/L). These registers are read only.

In fixed-channel continuous conversion mode, conversion data goes into the ADREG04H/L to the ADREG37H/L sequentially. In other modes, channels AN0 and AN4 share the ADREG04H/L; channels AN1 and AN5 share the ADREG15H/L; channels AN2 and AN6 share the ADREG26H/L; and channels AN3 and AN7 share the ADREG37H/L.

Table 3.11.3 shows the relationships between the analog input channels and the AD conversion result registers.

Table 3.11.3 Relationships between Analog Input Channels and AD Conversion Result Registers

|                                  | AD Conve                                                        | rsion Result Registers                                         |  |
|----------------------------------|-----------------------------------------------------------------|----------------------------------------------------------------|--|
| Analog Input Channel<br>(Port 5) | Modes Other Than<br>Fixed-channel Continuous<br>Conversion Mode | Fixed-channel Continuous Conversion<br>Mode ( <itm0>=1)</itm0> |  |
| ANO                              | ADREG04H/L                                                      |                                                                |  |
| AN1                              | ADREG15H/L                                                      | ADREG04H/L                                                     |  |
| AN2                              | ADREG26H/L                                                      |                                                                |  |
| AN3<br>AN4                       | ADREG37H/L                                                      | ADREGISH/L                                                     |  |
|                                  | ADREG04H/L                                                      | ₩<br>ADREG26H/L                                                |  |
| AN5                              | ADREG15H/L                                                      | J                                                              |  |
| AN6                              | ADREG26H/L                                                      | ADREG37H/L                                                     |  |
| AN7                              | ADREG37H/L                                                      |                                                                |  |

Bit0 (ADRxRF) in each ADREGxL register indicates whether the conversion result has been read. This bit is set when the conversion result is loaded into the ADREGxH/L pair, and cleared when either the ADREGxH or ADREGxL is read.

Reading the conversion result clears the end-of-conversion flag (ADMOD0.EOCF).

Programming examples:

a. Converting the analog input voltage on the AN3 pin to a digital value and storing the converted value in a memory location (0800H) using an AD interrupt (INTAD) handler routine.

| Settings in    | Settings in the main routine         |                                                                  |  |  |  |  |  |
|----------------|--------------------------------------|------------------------------------------------------------------|--|--|--|--|--|
|                | 7 6 5 4 3 2 1 0                      |                                                                  |  |  |  |  |  |
| <b>INTEOAD</b> | ← X 1 0 0 X                          | Enables INTAD and sets its priority level to 4.                  |  |  |  |  |  |
| ADMOD1         | ← 1 1 X X 0 0 1 1                    | Selects AN3 as the analog input channel.                         |  |  |  |  |  |
| ADMOD0         | $\leftarrow$ X X 0 0 0 0 0 1         | Starts conversion in fixed-channel single conversion mode.       |  |  |  |  |  |
| Interrupt ro   | Interrupt routine processing example |                                                                  |  |  |  |  |  |
| WA             | ← ADREG37                            | Loads the conversion result into 16-bit general-purpose register |  |  |  |  |  |
|                |                                      | WA from ADREG37L and ADREG37H.                                   |  |  |  |  |  |
| WA             | >>6                                  | Shifts the contents of WA 6 bits to the right, padding 0s to the |  |  |  |  |  |
|                |                                      | vacated high-order bits.                                         |  |  |  |  |  |
| (0800H)        | $\leftarrow$ WA                      | Stores the contents of WA to address 0800H.                      |  |  |  |  |  |

b. Converting the analog input voltages on AN0 to AN2 sequentially in channel scan continuous conversion mode.

| INTE0AD       | $\leftarrow$ X 0 0 0 X – – –               | Disables INTAD.                                                                                 |
|---------------|--------------------------------------------|-------------------------------------------------------------------------------------------------|
| ADMOD1        | $\leftarrow 1 \ 1 \ X \ X \ 0 \ 0 \ 1 \ 0$ | Selects AN2 as analog input channels.                                                           |
| ADMOD0        | $\leftarrow$ X X 0 0 0 1 1 1               | $\label{eq:starts} Starts \ conversion \ in \ channel \ scan \ continuous \ conversion \ mode.$ |
| X: Don't care | , –: No change                             |                                                                                                 |

# 3.12 Watchdog Timer (WDT)

The TMP91CW28 contains a watchdog timer (WDT). The WDT is used to regain control of the system in the event of software or system lockups due to spurious noises, etc. When a watchdog timer time-out occurs, the WDT generates a nonmaskable interrupt to the CPU.

Connecting the watchdog timer output to the reset pin internally forces a reset. (The level of external  $\overline{\text{RESET}}$  pin is not changed.)

# 3.12.1 Implementation

Figure 3.12.1 shows a block diagram of the WDT.



Figure 3.12.1 WDT Block Diagram

Note: It needs to care designing the total machine set, because Watchdog timer can't operate completely by external noise.

The WDT contains a 22-stage binary counter clocked by the fSYS clock. This binary counter provides  $2^{15}$ ,  $2^{17}$ ,  $2^{19}$ , or  $2^{21}$  as a counter overflow signal, as programmed into the WDTP[1:0] field in the WDMOD.





Also, the counter overflow can be programmed to cause a system reset as the time-out action. If so programmed, a counter overflow causes the WDT to assert the internal reset signal for a 22 to 29 state time (70.4 to 92.8  $\mu$ s when foscH = 10 MHz and fFPH = 625 kHz). After a reset, the fsys clock (1 cycle = 1 state) is fFPH/2, where fFPH is generated by dividing the high-speed oscillator clock (foscH) by sixteen through the clock gear function.





# 3.12.2 Register Description

The WDT is controlled by two registers called WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
  - a. Time-out period (WDMOD.WDTP[1:0])

This 2-bit field determines the duration of the WDT time-out interval. Upon reset, the WDTP[1:0] field defaults to 00. Figure 3.12.4 shows possible time-out periods.

b. WDT enable (WDMOD.WDTE)

Upon reset, the WDTE bit is set to 1, enabling the WDT. To disable the WDT, the clearing of the WDTE bit must be followed by a write of a special key code (B1H) to the WDCR register. This prevents a "lost" program from disabling the WDT operation. The WDT can be re-enabled only by setting the WDTE bit.

c. System reset (WDMOD.RESCR)

This bit is used to program the WDT to generate a system reset on a time-out. Upon reset, this bit is cleared, thus the time-out does not cause a system reset.

(2) Watchdog timer control register (WDCR)

This register is used to disable the WDT and to clear the WDT binary counter.

• Disabling the WDT

The WDT can be disabled by clearing the WDMOD.WDTE to 0 and then writing the special disable code (B1H) to the WDCR register.

| WDMOD | $\leftarrow$ 0 – – X X – – 0 $\rightarrow$ | Clears the WDTE bit to 0.                  |
|-------|--------------------------------------------|--------------------------------------------|
| WDCR  | $\leftarrow$ 1 0 1 1 0 0 0 1               | Writes the disable code (B1H) to the WDCR. |

• Enabling the WDT

The WDT can be enabled only by setting the WDTE bit in the WDMOD to 1.

• Clearing the WDT counter

Writing the special clear-count code (4EH) to the WDCR resets the binary counter to 0. The counting process begins again.

WDCR  $\leftarrow$  0 1 0 0 1 1 1 0 Writes the clear-count code (4EH) to the WDCR.

Note1: If it is used disable control, set the disable code (B1H) to WDCR after write the clear code (4EH) once. (Please refer to setting example.)

Note2: If it is changed Watchdog timer setting, change setting after set to disable condition once.



#### Watchdog Timer Mode Register

Figure 3.12.4 Watchdog Timer Mode Register (WDMOD)

1

Enable

Don't care

Other values





# 3.12.3 Operation

The watchdog timer is a kind of timer that generates an interrupt request if it times out. The WDT allows the user to program the time-out period in the WDTP[1:0] field in the WDMOD register. While enabled, the software can reset the counter to 0 at any time by writing a special clear-count code. If the software is unable to reset the counter before it reaches the time-out count, the WDT generates the INTWD interrupt. In response to the interrupt, the CPU jumps to a system recovery routine to regain control of the system.

The WDT begins counting immediately after reset.

When the TMP91CW28 goes into IDLE1 or STOP mode, the WDT counter is reset to 0 automatically and stops counting. The WDT continues counting while an off-chip peripheral has mastership of the bus (e.g.,  $\overline{\text{BUSAK}} = 0$ ).

In IDLE2 mode, the I2WDT bit in the WDMOD determines whether or not to disable the WDT. The I2WDT bit can be programmed before putting the TMP91CW28 in IDLE2 mode.

Examples:

WDCR

| 1. | Clearing the | WDT | binary | counter |
|----|--------------|-----|--------|---------|
|    |              |     |        |         |

 $\leftarrow$  0 1 0 0 1 1 1 0 Writes the clear-count code (4EH) to the WDCR.

2. Programming the time-out interval to  $2^{17}/f_{SYS}$ 

WDMOD  $\leftarrow$  1 0 1 X X - - 0

3. Disabling the watchdog timer

| WDMOD | $\leftarrow 0 X X 0 \rightarrow$ | Clears the WDTE bit to 0.                  |
|-------|----------------------------------|--------------------------------------------|
| WDCR  | $\leftarrow$ 1 0 1 1 0 0 0 1     | Writes the disable code (B1H) to the WDCR. |

# 3.13 Key Wakeup Interrupt

In addition to the INT0 to INT4 interrupt source pins, the TMP91CW28 has eight interrupt channels that enable the pressing of a key to terminate a HALT mode, called key wakeup interrupts (KWI).

Figure 3.13.1 shows a block diagram of the KWI circuit.

3.13.1 Block Diagram



Figure 3.13.1 KWI Block Diagram

# 3.13.2 SFR Descriptions

| KWIEN   |
|---------|
| (03A0H) |

|   |             | 7                                                     | 6                                                     | 5                                                     | 4                                                     | 3                                                     | 2                                                     | 1                                                     | 0                                                     |
|---|-------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|
|   | Bit symbol  | KWI7EN                                                | KWI6EN                                                | KWI5EN                                                | KWI4EN                                                | <b>KWI3EN</b>                                         | KWI2EN                                                | KWI1EN                                                | KWI0EN                                                |
| ) | Read/Write  |                                                       |                                                       |                                                       | V                                                     | V                                                     | _                                                     |                                                       |                                                       |
|   | Reset value | 0                                                     | 0                                                     | 0                                                     | 0                                                     | 0                                                     | 0                                                     | 0                                                     | 0                                                     |
|   | Function    | KWI7<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI6<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI5<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI4<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI3<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI2<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI1<br>interrupt<br>input<br>0: Disable<br>1: Enable | KWI0<br>interrupt<br>input<br>0: Disable<br>1: Enable |

Kev Wakeup Enable Register

# Key Wakeup Control Register

5

| KWICR   |
|---------|
| (03A1H) |

|             | 7                     | 6                     | 5                     | 4                     | 3                     | 2                     | 1                     | 0                     |  |
|-------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|--|
| Bit symbol  | KWI7EDGE              | KWI6EDGE              | KWI5EDGE              | KWI4EDGE              | <b>KWI3EDGE</b>       | KWI2EDGE              | KWI1EDGE              | KWI0EDGE              |  |
| Read/Write  | W                     |                       |                       |                       |                       |                       |                       |                       |  |
| Reset Value | 0                     | 0                     | 0                     | 0                     | 0                     | 0                     | 0                     | 0                     |  |
| Function    | KWI7 edge<br>polarity | KWI6 edge<br>polarity | KWI5 edge<br>polarity | KWI4 edge<br>polarity | KWI3 edge<br>polarity | KWI2 edge<br>polarity | KWI1 edge<br>polarity | KWI0 edge<br>polarity |  |
|             | 0: Rising             |  |
|             | 1: Falling            |  |

Δ

3

Note: The KWIEN and KWICR do not support read-modify-write operation.

### Figure 3.13.2 Key-pressed Wakeup Registers

#### 3.13.3 Control

The P50 to P57 pins function as KWI0 to KWI7 when the corresponding bits (KWIEN[7:0]) in the KWIEN register are set. The MCU accepts KWI0 to KWI7 inputs as INT4. The KWI0 to KWI7 pins can be used as external interrupt sources by setting an interrupt priority level in the I4M[2:0] bits of the INTE34 register.

Example: To detect a falling edge on key wakeup channel 0 to generate an interrupt, configure registers in the following sequence:

| KWICR                       | ← - | - | - | - | - | - | - | 1 | Selects falling-edge detection for key wakeup<br>channel 0. |
|-----------------------------|-----|---|---|---|---|---|---|---|-------------------------------------------------------------|
| KWIEN                       | ← - | - | - | - | - | - | - | 1 | Enables key wakeup channel 0.                               |
| INTE34                      | ← X | 1 | 0 | 0 | х | _ | _ | _ | Enables INT4 and sets its priority level to 4.              |
| X: Don't care, -: No change |     |   |   |   |   |   |   |   |                                                             |

# 3.14 WAKE Pin

The TMP91CW28 can drive out a monitor signal immediately after it recovers from STOP mode in response to an external interrupt signal. The monitor signal is driven out through a dedicated N-ch open-drain output pin. External devices can know, in real time, when the TMP91CW28 enters or exits STOP mode.

This function is useful for a system that requires stop control for peripheral devices connected to the microcontroller.



Figure 3.14.1 WAKE Pin

### 3.14.1 Basic Operation

While the TMP91CW28 is operating in IDLE1 or IDLE2 mode, logic 0 is driven out from the  $\overline{WAKE}$  pin. The pin is put into high-impedance state when the TMP91CW28 enters STOP mode. It is driven low when an external interrupt signal terminates STOP mode. The  $\overline{WAKE}$  pin is, therefore, low during the warm-up period. It is placed in high-impedance state while a system reset (including a reset caused by the watchdog timer) is being performed.

Table 3.14.1 shows the states of the  $\overline{WAKE}$  pin under different conditions. Figure 3.14.2 shows the  $\overline{WAKE}$  signal output timing.

| MCU State                          | WAKE Pin State |
|------------------------------------|----------------|
| During a reset                     | High impedance |
| Operating (in IDLE1 or IDLE2 mode) | Low            |
| In STOP mode                       | High impedance |
| During a warm up                   | Low            |

Table 3.14.1 WAKE Pin State



Figure 3.14.2 WAKE Signal Output Timing
# 3.15 BCD Adder/Subtractor

The TMP91CW28 has a BCD adder/subtractor that implements operation specific to the calculation of time data for a CD-ROM system. It can handle six-digit decimal data, consisting of two minute digits (0 to 99), two second digits (0 to 59) and two frame digits (0 to 74). A six-digit operand can be added to or subtracted from another six-digit operand.

As a result of calculation, the adder/subtractor stores the six-digit operation result as well as flags indicating whether there is a carry (CY) or a borrow (BR) produced from the minute <u>digits</u>.

| (Input) Operand A: | Minutes (0 to 99)       | Seconds $(0 \text{ to } 59)$ | Frames (0 to 74)            |
|--------------------|-------------------------|------------------------------|-----------------------------|
| (Input) Operand B  | $\pm$ Minutes (0 to 99) | Seconds (0 to 59)            | Frames $(0 \text{ to } 74)$ |
| (Output)           | Minutes (0 to 99)       | Seconds $(0 \text{ to } 59)$ | Frames (0 to 74) CY/BR      |
| Operation result:  |                         |                              |                             |

## 3.15.1 Block Diagram



Figure 3.15.1 Block Diagram

# 3.15.2 SFR Descriptions

|                       |             |       |       |       |        | giotor  |       |       |       |  |  |  |  |  |
|-----------------------|-------------|-------|-------|-------|--------|---------|-------|-------|-------|--|--|--|--|--|
|                       | /           | 7 6   |       | 5     | 4      | 3       | 2     | 1     | 0     |  |  |  |  |  |
| BCDMINA               | Bit symbol  | MINA7 | MINA6 | MINA5 | MINA4  | MINA3   | MINA2 | MINA1 | MINA0 |  |  |  |  |  |
| 03B0H<br>Read-modify- | Read/Write  |       | W     |       |        |         |       |       |       |  |  |  |  |  |
| write                 | Reset value | 0     | 0     | 0     | 0      | 0       | 0     | 0     | 0     |  |  |  |  |  |
| not                   | Function    |       |       |       | BCD op | erand A |       |       |       |  |  |  |  |  |
| supported.            |             |       |       |       |        |         |       |       |       |  |  |  |  |  |

Minute Operand Register A

#### Second Operand Register A

|                       |             |       |       |       |        | 0       |       |       |       |
|-----------------------|-------------|-------|-------|-------|--------|---------|-------|-------|-------|
|                       | /           | 7     | 6     | 5     | 4      | 3       | 2     | 1     | 0     |
| BCDSECA               | Bit symbol  | SECA7 | SECA6 | SECA5 | SECA4  | SECA3   | SECA2 | SECA1 | SECA0 |
| 03B1H                 | Read/Write  |       |       |       | V      | V       |       |       |       |
| Read-modify-<br>write | Reset value | 0     | 0     | 0     | 0      | 0       | 0     | 0     | 0     |
| operation is<br>not   | Function    |       |       |       | BCD op | erand A |       |       |       |
| supported.            |             |       |       |       |        |         |       |       | -     |

## Frame Operand Register A

|                       | /           | 7     | 6               | 5     | 4     | 3     | 2     | 1     | 0     |  |  |  |  |  |
|-----------------------|-------------|-------|-----------------|-------|-------|-------|-------|-------|-------|--|--|--|--|--|
| BCDFRAA               | Bit symbol  | FRAA7 | FRAA6           | FRAA5 | FRAA4 | FRAA3 | FRAA2 | FRAA1 | FRAA0 |  |  |  |  |  |
| 03B2H                 | Read/Write  |       | W               |       |       |       |       |       |       |  |  |  |  |  |
| Read-modify-<br>write | Reset value | 0     | 0 0 0 0 0 0 0 0 |       |       |       |       |       |       |  |  |  |  |  |
| operation is<br>not   | Function    |       | BCD operand A   |       |       |       |       |       |       |  |  |  |  |  |
| supported.            |             |       |                 |       |       |       |       | -     |       |  |  |  |  |  |

Figure 3.15.2 BCD Registers (1/4)

|                       |             |       |       |       |        | J       |       |       |       |
|-----------------------|-------------|-------|-------|-------|--------|---------|-------|-------|-------|
|                       | /           | 7     | 6     | 5     | 4      | 3       | 2     | 1     | 0     |
| BCDMINB               | Bit symbol  | MINB7 | MINB6 | MINB5 | MINB4  | MINB3   | MINB2 | MINB1 | MINB0 |
| 03B4H                 | Read/Write  |       |       |       | V      | V       |       |       |       |
| Read-modify-<br>write | Reset value | 0     | 0     | 0     | 0      | 0       | 0     | 0     | 0     |
| operation is          | Function    |       |       |       | BCD op | erand B |       |       |       |
| supported.            |             |       |       |       |        |         |       |       |       |

Minute Operand Register B

# Second Operand Register B

|                       |             | 7     | 6     | 5     | 4      | 3       | 2     | 1     | 0     |
|-----------------------|-------------|-------|-------|-------|--------|---------|-------|-------|-------|
| BCDSECB               | Bit symbol  | SECB7 | SECB6 | SECB5 | SECB4  | SECB3   | SECB2 | SECB1 | SECB0 |
| 03B5H                 | Read/Write  |       |       |       | V      | V       |       |       |       |
| Read-modify-<br>write | Reset value | 0     | 0     | 0     | 0      | 0       | 0     | 0     | 0     |
| operation is          | Function    |       |       |       | BCD op | erand B |       |       |       |
| supported.            |             |       |       |       |        |         |       |       |       |

Frame Operand Register B

|                       |             |       |       |       |        | -       |       |       |       |  |  |  |  |  |
|-----------------------|-------------|-------|-------|-------|--------|---------|-------|-------|-------|--|--|--|--|--|
|                       | /           | 7     | 6     | 5     | 4      | 3       | 2     | 1     | 0     |  |  |  |  |  |
| BCDFRAB               | Bit symbol  | FRAB7 | FRAB6 | FRAB5 | FRAB4  | FRAB3   | FRAB2 | FRAB1 | FRAB0 |  |  |  |  |  |
| 03B6H                 | Read/Write  |       | W     |       |        |         |       |       |       |  |  |  |  |  |
| Read-modify-<br>write | Reset value | 0     | 0     | 0     | 0      | 0       | 0     | 0     | 0     |  |  |  |  |  |
| operation is<br>not   | Function    |       |       |       | BCD op | erand B |       |       |       |  |  |  |  |  |
| supported.            |             |       |       |       |        |         |       |       |       |  |  |  |  |  |

Figure 3.15.3 BCD Registers (2/4)

|         | /           | 7     | 6     | 5     | 4         | 3            | 2     | 1     | 0     |
|---------|-------------|-------|-------|-------|-----------|--------------|-------|-------|-------|
| BCDMINR | Bit symbol  | MINR7 | MINR6 | MINR5 | MINR4     | MINR3        | MINR2 | MINR1 | MINR0 |
| 03B8H   | Read/Write  |       |       | _     | F         | र            |       | _     |       |
|         | Reset value | 0     | 0     | 0     | 0         | 0            | 0     | 0     | 0     |
|         | Function    |       |       |       | BCD opera | ation result |       |       |       |

#### Minute Result Register

# Second Result Register

|         | /           | 7     | 6     | 5     | 4         | 3            | 2     | 1     | 0     |  |  |  |  |  |  |
|---------|-------------|-------|-------|-------|-----------|--------------|-------|-------|-------|--|--|--|--|--|--|
| BCDSECR | Bit symbol  | SECR7 | SECR6 | SECR5 | SECR4     | SECR3        | SECR2 | SECR1 | SECR0 |  |  |  |  |  |  |
| 03B9H   | Read/Write  |       | R     |       |           |              |       |       |       |  |  |  |  |  |  |
|         | Reset value | 0     | 0     | 0     | 0         | 0            | 0     | 0     | 0     |  |  |  |  |  |  |
|         | Function    |       |       |       | BCD opera | ation result |       |       |       |  |  |  |  |  |  |

## Frame Result Register

|         |             | 7             | 6     | 5     | 4         | 3            | 2     | 1     | 0     |  |  |  |  |  |
|---------|-------------|---------------|-------|-------|-----------|--------------|-------|-------|-------|--|--|--|--|--|
| BCDFRAR | Bit symbol  | FRAR7         | FRAR6 | FRAR5 | FRAR4     | FRAR3        | FRAR2 | FRAR1 | FRAR0 |  |  |  |  |  |
| 03BAH   | Read/Write  |               | R     |       |           |              |       |       |       |  |  |  |  |  |
|         | Reset value | 0 0 0 0 0 0 0 |       |       |           |              |       |       |       |  |  |  |  |  |
|         | Function    |               |       |       | BCD opera | ation result |       |       |       |  |  |  |  |  |

Figure 3.15.4 BCD Registers (3/4)

|         | /           |                                                   | 7                                           | 6                                                       | 5                                           | Į                                                             | 5                                         | 4 | 3                                                                                                                                                          |                                                                             | 2                                                                                                                                                          | 1                                                    | 0                                                              |
|---------|-------------|---------------------------------------------------|---------------------------------------------|---------------------------------------------------------|---------------------------------------------|---------------------------------------------------------------|-------------------------------------------|---|------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------|----------------------------------------------------------------|
| BCDCR   | Bit symbol  | END                                               | FLAG                                        | С                                                       | Ϋ́                                          | В                                                             | R                                         |   |                                                                                                                                                            | /                                                                           | -                                                                                                                                                          | CALSEL                                               | START                                                          |
| (03BCH) | Read/Write  |                                                   |                                             | F                                                       | २                                           |                                                               |                                           |   |                                                                                                                                                            | /                                                                           | R/W                                                                                                                                                        | R/W                                                  | R/W                                                            |
|         | Reset value |                                                   | 0                                           | (                                                       | )                                           | (                                                             | 0                                         |   |                                                                                                                                                            | /                                                                           | 0                                                                                                                                                          | 0                                                    | 0                                                              |
|         | Function    | Oper<br>comp<br>flag<br>0: Duri<br>oper<br>1: Com | ation<br>oletion<br>ing<br>ation<br>npleted | Minu<br>carry<br>0: Carry<br>produ<br>1: Carry<br>produ | Ite<br>/ flag<br>y not<br>uced<br>y<br>uced | Minu<br>borro<br>flag<br>0: Borr<br>produ<br>1: Borr<br>produ | ute<br>DW<br>ow not<br>uced<br>ow<br>uced |   |                                                                                                                                                            |                                                                             | Must be<br>written<br>as "0".                                                                                                                              | Add/sub-<br>tract<br>select<br>0: Add<br>1: Subtract | Operation<br>start<br>0: Don't care<br>1: Starts<br>operation. |
|         |             |                                                   |                                             |                                                         |                                             |                                                               |                                           |   | $ \rightarrow Ope \\ 0 \\ 1 \\ \rightarrow Add \\ 0 \\ 1 \\ \rightarrow Min \\ 0 \\ 1 \\ \rightarrow Min \\ 0 \\ 1 \\ \rightarrow Ope \\ \rightarrow Ope $ | ratic<br>Doi<br>Sta<br>/sub<br>Add<br>Sul<br>Boi<br>ute c<br>Ca<br>Ca<br>Ca | on start<br>n't care<br>irts operation<br>tract select<br>d<br>btract<br>porrow flag<br>rrow not produce<br>carry flag<br>rry not produced<br>rry produced | duced<br>ed<br>uced<br>d                             |                                                                |
|         |             |                                                   |                                             |                                                         |                                             |                                                               |                                           |   | 0                                                                                                                                                          | Bet                                                                         | fore or during                                                                                                                                             | g operation                                          |                                                                |
|         |             |                                                   |                                             |                                                         |                                             |                                                               |                                           |   | 1                                                                                                                                                          | Co                                                                          | mpleted                                                                                                                                                    |                                                      |                                                                |

BCD Control Register

Note: Bits3 and 4 of the BCDCR are read as undefined.

Figure 3.15.5 BCD Registers (4/4)

## 3.15.3 Operation

### (1) Operand A

Operand A, to/from which operand B is added/subtracted, is stored in the BCDMINA, BCDSECA and BCDFRAA registers.

The operand must consist of decimal digits (0 to 9). If it contains a hexadecimal digit (A to F), operation is performed in decimal correction format, so that the result will not be an expected hexadecimal value.

The contents of the BCDMINA, BCDSECA, and BCDFRAA cannot be modified during operation. The operation completion flag must be checked to determine that operation has completed, before the registers can be modified.

(2) Operand B

Operand B, which is added to or subtracted from operand A, is stored in the BCDMINB, BCDSECB and BCDFRAB registers.

The operand must consist of decimal digits (0 to 9). If it contains a hexadecimal digit (A to F), operation is performed in decimal correction format, so that the result will not be an expected hexadecimal value.

The contents of the BCDMINB, BCDSECB, and BCDFRAB cannot be modified during operation. The operation completion flag must be checked to determine that operation has completed, before the registers can be modified.

(3) Operation result

The frame, second and minute digits of the result of addition or subtraction are sequentially stored in the BCDFRAR, BCDSECR and BCDMINR registers, respectively, in that order.

### (4) Operation start

Writing 1 to the START bit in the BCDCR starts operation. Addition or subtraction is performed sequentially for frames, seconds and minutes in the stated order. The START bit is cleared upon the completion of operation.

The START bit cannot be cleared during operation.

(5) Add/subtract select

The CALSEL bit in the BCDCR specifies whether addition or subtraction is performed. Writing 0 to the bit selects addition and writing 1 to the bit selects subtraction.

The CALSEL bit cannot be modified during operation.

(6) BR (Borrow) flag

The BR flag bit in the BCDCR indicates whether a borrow is produced as a result of subtraction on minute digits. If the flag is cleared, that means a borrow is not produced. If the flag is set, that means a borrow is produced.

The BR flag is read as undefined when addition is performed.

## (7) CY (Carry) flag

The CY flag bit in the BCDCR indicates whether a carry is produced as a result of addition on minute digits. If the flag is cleared, that means a carry is not produced. If the flag is set, that means a carry is produced.

The CY flag is read as undefined when subtraction is performed.

(8) Operation completion flag

The ENDFLAG bit in the BCDCR indicates whether operation has completed.

If the flag is cleared, that means operation is still in progress or not yet started. If the flag is set, that means operation has completed.

The ENDFLAG bit is set to 1 once the operation result for minutes has been stored in the BCDMINR. Reading any of the BCDMINR, BCDSECR and BCDFRAR causes the ENDFLAG to be cleared.

(9) Operation completion interrupt

When the BCDCR.ENDFLAG bit is set to 1, an INTBCD interrupt occurs.

#### 3.15.4 Example

This section shows an example of operation using the BCD adder/subtractor.

- 1. Read the START bit of the BCDCR register to determine that no operation is in progress.
- 2. Set six-digit operand A (Minutes, seconds and frames) and six-digit operand B (Minutes, seconds and frames) in the appropriate registers.
- 3. Select addition or subtraction by clearing or setting the BCDCR.CALSEL bit.
- 4. Write 1 to the BCDCR.START bit to start operation.
- 5. Determine that operation has completed by reading 1 from the BCDCR.ENDFLAG bit or detecting the occurrence of an INTBCD interrupt.
- Read the six-digit operation result (Minutes, seconds and frames) from the BCDMINR, BCDSECR and BCDFRAR registers as well as the CY and BR flags in the BCDCR. (BR is read as 0 after addition and CY is read as 0 after subtraction.)

The operand must consist of decimal digits (0 to 9). If it contains a hexadecimal digit (A to F), operation is performed in decimal correction format, so that the result will not be an expected hexadecimal value.

(1) Addition

Example: To add 99 minutes, 54 seconds, 32 frames to 1 minute, 5 seconds, 42 frames and generate an INTBCD interrupt, configure registers as follows:

|              |       | 7     | 6     | 5    | 4    | 3     | 2 | 1 | 0 |                                                                                                                    |
|--------------|-------|-------|-------|------|------|-------|---|---|---|--------------------------------------------------------------------------------------------------------------------|
| А            | ←     |       |       |      | BC   | DCR   |   |   |   | Transfers the contents of BCDCR to 8-bit general-purpose register A to determine that no operation is in progress. |
| BCDMINA      | ←     | 1     | 0     | 0    | 1    | 1     | 0 | 0 | 0 | Stores 98 in BCDMINA.                                                                                              |
| BCDSECA      | ←     | 0     | 1     | 0    | 1    | 0     | 1 | 0 | 0 | Stores 54 in BCDSECA.                                                                                              |
| BCDFRAA      | ←     | 0     | 0     | 1    | 1    | 0     | 0 | 1 | 0 | Stores 32 in BCDFRAA.                                                                                              |
| BCDMINB      | ←     | 0     | 0     | 0    | 0    | 0     | 0 | 0 | 1 | Stores 01 in BCDMINB.                                                                                              |
| BCDSECB      | ←     | 0     | 0     | 0    | 0    | 0     | 1 | 0 | 1 | Stores 05 in BCDSECB.                                                                                              |
| BCDFRAB      | ←     | 0     | 1     | 0    | 0    | 0     | 0 | 1 | 0 | Stores 42 in BCDFRAB.                                                                                              |
| INTEBCD      | ←     | х     | х     | х    | х    | х     | 1 | 0 | 0 | Enables INTBCD and sets its priority level to 4.                                                                   |
| BCDCR        | ←     | Х     | х     | х    | х    | х     | х | 0 | 1 | Selects addition and starts operation.                                                                             |
| Example of i | nterr | upt r | outir | ne p | roce | ssing | a |   |   |                                                                                                                    |
| A            | ←     |       |       | •    | BC   | DCR   | - |   |   | Transfers the contents of BCDCR to 8-bit general-purpose register A to determine that no operation is in progress. |
| В            | ←     |       |       | E    | BCDI | MINF  | २ |   |   | Reads the result of operation for minutes.                                                                         |
| С            | ←     |       |       | E    | BCDS | SEC   | R |   |   | Reads the result of operation for seconds.                                                                         |
| D            | ←     |       |       | E    | BCDF | RA    | R |   |   | Reads the result of operation for frames.                                                                          |
| E            | ←     |       |       |      | BC   | DCR   |   |   |   | Reads the contents of BCDCR to 8-bit general-purpose register E to determine whether a carry has been produced.    |

X: Don't care, -: No change

# 3.16 Program Patch Logic

The TMP91CW28 has a program patch logic, which enables the user to fix the program code in the on-chip ROM without generating a new mask. Patch program must be read into on-chip RAM from external memory during the startup routine.

Up to six two-byte sequences, or banks (Twelve bytes in total) can be replaced with patch code. More significant code correction can be performed by replacing program code with single-byte instruction code which generates a software interrupt (SWI) to make a branch to a specified location in the on-chip RAM area.

The program patch logic only compares addresses in the on-chip ROM area; it cannot fix the program code in the on-chip peripheral, on-chip RAM and external ROM areas.

Each of six banks is independently programmable, and functionally equivalent. In the following sections, any references to bank0 also apply to other banks.



# 3.16.1 Block Diagram

Figure 3.16.1 Program Patch Logic Diagram

## 3.16.2 SFR Descriptions

The program patch logic consists of six banks (0 to 5). Each bank is provided with three bytes of address compare registers (ROMCMPx0 to ROMCMPx2) and two bytes of address substitution registers (ROMSUBxL and ROMSUBxH).

| -        |             |        |        |            | -             |              |        |        |   |
|----------|-------------|--------|--------|------------|---------------|--------------|--------|--------|---|
|          |             | 7      | 6      | 5          | 4             | 3            | 2      | 1      | 0 |
| ROMCMP00 | Bit symbol  | ROMC07 | ROMC06 | ROMC05     | ROMC04        | ROMC03       | ROMC02 | ROMC01 |   |
| (0400H)  | Read/Write  |        |        |            | W             |              |        |        |   |
|          | Reset value | 0      | 0      | 0          | 0             | 0            | 0      | 0      |   |
|          | Function    |        |        | Target ROM | /I address (L | ower 7 bits) |        |        |   |

Bank0 Address Compare Register 0

| -        |             |        |        |        | al e i legie |               |         |        |        |
|----------|-------------|--------|--------|--------|--------------|---------------|---------|--------|--------|
|          |             | 7      | 6      | 5      | 4            | 3             | 2       | 1      | 0      |
| ROMCMP01 | Bit symbol  | ROMC15 | ROMC14 | ROMC13 | ROMC12       | ROMC11        | ROMC10  | ROMC09 | ROMC08 |
| (0401H)  | Read/Write  |        |        |        | V            | V             |         |        |        |
|          | Reset value | 0      | 0      | 0      | 0            | 0             | 0       | 0      | 0      |
|          | Function    |        |        | Targe  | t ROM addr   | ess (Middle 8 | 8 bits) |        |        |

## Bank0 Address Compare Register 1

#### Bank0 Address Compare Register 2

|          |             | 7       | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|----------|-------------|---------|--------|--------|--------|--------|--------|--------|--------|
| ROMCMP02 | Bit symbol  | ROMC23  | ROMC22 | ROMC21 | ROMC20 | ROMC19 | ROMC18 | ROMC17 | ROMC16 |
| (0402H)  | Read/Write  |         |        |        | V      | V      |        |        |        |
|          | Reset value | 0       | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
|          | Function    | 3 bits) |        |        |        |        |        |        |        |

Note 1: The ROMCMP00, ROMCMP01, and ROMCMP02 registers do not support read-modify-write operation. Note 2: Bit0 of the ROMCMP00 is read as undefined.

Figure 3.16.2 Address Compare Registers (Bank0)

|                                  |             | 7                                  | 6      | 5          | 4             | 3            | 2      | 1      | 0      |  |  |  |
|----------------------------------|-------------|------------------------------------|--------|------------|---------------|--------------|--------|--------|--------|--|--|--|
| ROMCMP10                         | Bit symbol  | ROMC07                             | ROMC06 | ROMC05     | ROMC04        | ROMC03       | ROMC02 | ROMC01 |        |  |  |  |
| (0408H)                          | Read/Write  |                                    | _      |            | W             |              | _      | _      |        |  |  |  |
|                                  | Reset value | 0                                  | 0      | 0          | 0             | 0            | 0      | 0      |        |  |  |  |
|                                  | Function    |                                    |        | Target ROM | /I address (L | ower 7 bits) |        |        |        |  |  |  |
| Bank1 Address Compare Register 1 |             |                                    |        |            |               |              |        |        |        |  |  |  |
| ROMCMP11                         | Bit symbol  | ROMC15                             | ROMC14 | ROMC13     | ROMC12        | ROMC11       | ROMC10 | ROMC09 | ROMC08 |  |  |  |
| (0409H)                          | Read/Write  |                                    |        |            | ٧             | V            |        |        |        |  |  |  |
|                                  | Reset value | 0                                  | 0      | 0          | 0             | 0            | 0      | 0      | 0      |  |  |  |
|                                  | Function    | Target ROM address (Middle 8 bits) |        |            |               |              |        |        |        |  |  |  |

Bank1 Address Compare Register 2

|          |             | 7      | 6      | 5      | 4           | 3            | 2       | 1      | 0      |
|----------|-------------|--------|--------|--------|-------------|--------------|---------|--------|--------|
| ROMCMP12 | Bit symbol  | ROMC23 | ROMC22 | ROMC21 | ROMC20      | ROMC19       | ROMC18  | ROMC17 | ROMC16 |
| (040AH)  | Read/Write  |        |        |        | V           | V            |         | _      |        |
|          | Reset value | 0      | 0      | 0      | 0           | 0            | 0       | 0      | 0      |
|          | Function    |        |        | Targe  | et ROM addr | ess (Upper 8 | 3 bits) |        |        |

Note 1: The ROMCMP10, ROMCMP11, and ROMCMP12 registers do not support read-modify-write operation.

Note 2: Bit0 of the ROMCMP10 is read as undefined.

Figure 3.16.3 Address Compare Registers (Bank1)

Function

|          |             | 7      | 6         | 5          | 4            | 3            | 2      | 1      | 0      |
|----------|-------------|--------|-----------|------------|--------------|--------------|--------|--------|--------|
| ROMCMP20 | Bit symbol  | ROMC07 | ROMC06    | ROMC05     | ROMC04       | ROMC03       | ROMC02 | ROMC01 |        |
| (0410H)  | Read/Write  |        | _         | _          | W            |              |        |        |        |
|          | Reset value | 0      | 0         | 0          | 0            | 0            | 0      | 0      |        |
|          | Function    |        |           | Target ROM | A address (L | ower 7 bits) |        |        |        |
|          |             | Ва     | ank2 Addr | ess Comp   | are Regis    | ter 1        |        |        |        |
|          |             | 7      | 6         | 5          | 4            | 3            | 2      | 1      | 0      |
| ROMCMP21 | Bit symbol  | ROMC15 | ROMC14    | ROMC13     | ROMC12       | ROMC11       | ROMC10 | ROMC09 | ROMC08 |
| (0411H)  | Read/Write  |        |           |            | ۷            | V            |        |        |        |
|          |             |        |           |            |              |              |        |        |        |

## Bank2 Address Compare Register 0

Target ROM address (Middle 8 bits)

| Rank2  | Address | Compare | Register | 2 |
|--------|---------|---------|----------|---|
| Dalinz | Audress | Compare | Register | 2 |

|          |             | 7      | 6      | 5      | 4           | 3            | 2       | 1      | 0      |
|----------|-------------|--------|--------|--------|-------------|--------------|---------|--------|--------|
| ROMCMP22 | Bit symbol  | ROMC23 | ROMC22 | ROMC21 | ROMC20      | ROMC19       | ROMC18  | ROMC17 | ROMC16 |
| (0412H)  | Read/Write  |        |        |        | V           | V            |         | _      |        |
|          | Reset value | 0      | 0      | 0      | 0           | 0            | 0       | 0      | 0      |
|          | Function    |        |        | Targe  | et ROM addr | ess (Upper 8 | 3 bits) |        |        |

Note 1: The ROMCMP20, ROMCMP21, and ROMCMP22 registers do not support read-modify-write operation.

Note 2: Bit0 of the ROMCMP20 is read as undefined.

Figure 3.16.4 Address Compare Registers (Bank2)

0

|                                  |             | 7      | 6      | 5          | 4            | 3            | 2      | 1      | 0      |
|----------------------------------|-------------|--------|--------|------------|--------------|--------------|--------|--------|--------|
| ROMCMP30                         | Bit symbol  | ROMC07 | ROMC06 | ROMC05     | ROMC04       | ROMC03       | ROMC02 | ROMC01 |        |
| (0418H)                          | Read/Write  |        |        |            | W            |              |        |        |        |
|                                  | Reset value | 0      | 0      | 0          | 0            | 0            | 0      | 0      |        |
|                                  | Function    |        |        | Target ROM | A address (L | ower 7 bits) |        |        |        |
| Bank3 Address Compare Register 1 |             |        |        |            |              |              |        |        |        |
|                                  |             | 7      | 6      | 5          | 4            | 3            | 2      | 1      | 0      |
| ROMCMP31                         | Bit symbol  | ROMC15 | ROMC14 | ROMC13     | ROMC12       | ROMC11       | ROMC10 | ROMC09 | ROMC08 |
| (0419H)                          | Read/Write  |        |        |            | V            | V            |        |        |        |

## Bank3 Address Compare Register 2

0

0

Target ROM address (Middle 8 bits)

0

0

0

0

Reset value Function 0

|          |                                            | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|----------|--------------------------------------------|--------|--------|--------|--------|--------|--------|--------|--------|
| ROMCMP32 | Bit symbol                                 | ROMC23 | ROMC22 | ROMC21 | ROMC20 | ROMC19 | ROMC18 | ROMC17 | ROMC16 |
| (041AH)  | Read/Write                                 |        |        |        | V      | V      |        |        |        |
|          | Reset value                                | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
|          | Function Target ROM address (Upper 8 bits) |        |        |        |        |        |        |        |        |

Note 1: The ROMCMP30, ROMCMP31, and ROMCMP32 registers do not support read-modify-write operation. Note 2: Bit0 of the ROMCMP30 is read as undefined.

Figure 3.16.5 Address Compare Registers (Bank3)

(0421H)

Read/Write

Reset value

Function

0

|          |             | 7                                 | 6         | 5        | 4         | 3      | 2      | 1      | 0      |  |  |
|----------|-------------|-----------------------------------|-----------|----------|-----------|--------|--------|--------|--------|--|--|
| ROMCMP40 | Bit symbol  | ROMC07                            | ROMC06    | ROMC05   | ROMC04    | ROMC03 | ROMC02 | ROMC01 |        |  |  |
| (0420H)  | Read/Write  |                                   |           |          | W         |        |        |        | /      |  |  |
|          | Reset value | 0                                 | 0         | 0        | 0         | 0      | 0      | 0      |        |  |  |
|          | Function    | Target ROM address (Lower 7 bits) |           |          |           |        |        |        |        |  |  |
|          |             | Ba                                | ank4 Addr | ess Comp | are Regis | ter 1  |        |        |        |  |  |
|          |             | 7                                 | 6         | 5        | 4         | 3      | 2      | 1      | 0      |  |  |
| ROMCMP41 | Bit symbol  | ROMC15                            | ROMC14    | ROMC13   | ROMC12    | ROMC11 | ROMC10 | ROMC09 | ROMC08 |  |  |

|               | <b>^</b> | Destates   |
|---------------|----------|------------|
| Bank4 Address | Compare  | Register 2 |

0

W

Target ROM address (Middle 8 bits)

0

0

0

0

|          |             |        |        | 1      | 5           |              |         |        |        |  |  |
|----------|-------------|--------|--------|--------|-------------|--------------|---------|--------|--------|--|--|
|          |             | 7      | 6      | 5      | 4           | 3            | 2       | 1      | 0      |  |  |
| ROMCMP42 | Bit symbol  | ROMC23 | ROMC22 | ROMC21 | ROMC20      | ROMC19       | ROMC18  | ROMC17 | ROMC16 |  |  |
| (0422H)  | Read/Write  | W      |        |        |             |              |         |        |        |  |  |
|          | Reset value | 0      | 0      | 0      | 0           | 0            | 0       | 0      | 0      |  |  |
|          | Function    |        |        | Targe  | et ROM addr | ess (Upper 8 | 3 bits) |        |        |  |  |

Note 1: The ROMCMP40, ROMCMP41, and ROMCMP42 registers do not support read-modify-write operation.

Note 2: Bit0 of the ROMCMP40 is read as undefined.

0

0

Figure 3.16.6 Address Compare Registers (Bank4)

|          |             | 7                                  | 6         | 5          | 4             | 3             | 2      | 1      | 0      |  |  |  |
|----------|-------------|------------------------------------|-----------|------------|---------------|---------------|--------|--------|--------|--|--|--|
| ROMCMP50 | Bit symbol  | ROMC07                             | ROMC06    | ROMC05     | ROMC04        | ROMC03        | ROMC02 | ROMC01 |        |  |  |  |
| (0428H)  | Read/Write  |                                    |           |            | W             |               |        |        |        |  |  |  |
|          | Reset value | 0                                  | 0         | 0          | 0             | 0             | 0      | 0      |        |  |  |  |
|          | Function    |                                    |           | Target RON | /I address (L | ower 7 bits). |        |        |        |  |  |  |
|          |             | Ba                                 | ank5 Addr | ess Comp   | are Regis     | ster 1        |        |        |        |  |  |  |
|          |             | 7                                  | 6         | 5          | 4             | 3             | 2      | 1      | 0      |  |  |  |
| ROMCMP51 | Bit symbol  | ROMC15                             | ROMC14    | ROMC13     | ROMC12        | ROMC11        | ROMC10 | ROMC09 | ROMC08 |  |  |  |
| (0429H)  | Read/Write  |                                    |           |            | V             | N             |        |        |        |  |  |  |
|          | Reset value | 0                                  | 0         | 0          | 0             | 0             | 0      | 0      | 0      |  |  |  |
|          | Function    | Target ROM address (Middle 8 bits) |           |            |               |               |        |        |        |  |  |  |

## Bank5 Address Compare Register 0

#### Bank5 Address Compare Register 2

|          |             | 7      | 6      | 5      | 4           | 3            | 2       | 1      | 0      |  |  |
|----------|-------------|--------|--------|--------|-------------|--------------|---------|--------|--------|--|--|
| ROMCMP52 | Bit symbol  | ROMC23 | ROMC22 | ROMC21 | ROMC20      | ROMC19       | ROMC18  | ROMC17 | ROMC16 |  |  |
| (042AH)  | Read/Write  | Ŵ      |        |        |             |              |         |        |        |  |  |
|          | Reset value | 0      | 0      | 0      | 0           | 0            | 0       | 0      | 0      |  |  |
|          | Function    |        |        | Targe  | et ROM addr | ess (Upper 8 | 3 bits) |        |        |  |  |

Note 1: The ROMCMP50, ROMCMP51, and ROMCMP52 registers do not support read-modify-write operation. Note 2: Bit0 of the ROMCMP50 is read as undefined.

Figure 3.16.7 Address Compare Registers (Bank5)

|          |             |                           |                                         |        | 0      |        |        |        |        |  |  |  |
|----------|-------------|---------------------------|-----------------------------------------|--------|--------|--------|--------|--------|--------|--|--|--|
|          |             | 7                         | 6                                       | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |
| ROMSUB0L | Bit symbol  | ROMS07                    | ROMS06                                  | ROMS05 | ROMS04 | ROMS03 | ROMS02 | ROMS01 | ROMS00 |  |  |  |
| (0404H)  | Read/Write  |                           | W i i i i i i i i i i i i i i i i i i i |        |        |        |        |        |        |  |  |  |
|          | Reset value | 0                         | 0                                       | 0      | 0      | 0      | 0      | 0      | 0      |  |  |  |
|          | Function    | Patch code (Lower 8 bits) |                                         |        |        |        |        |        |        |  |  |  |

#### Bank0 Address Substitution Register L

#### Bank0 Address Substitution Register H

|          |             | 7      | 6      | 5      | 4            | 3            | 2      | 1      | 0      |
|----------|-------------|--------|--------|--------|--------------|--------------|--------|--------|--------|
| ROMSUB0H | Bit symbol  | ROMS15 | ROMS14 | ROMS13 | ROMS12       | ROMS11       | ROMS10 | ROMS09 | ROMS08 |
| (0405H)  | Read/Write  |        | _      | _      | V            | V            | _      |        |        |
|          | Reset value | 0      | 0      | 0      | 0            | 0            | 0      | 0      | 0      |
|          | Function    |        |        | I      | Patch code ( | Upper 8 bits | )      |        |        |

Bank1 Address Substitution Register L

|          |             | 7      | 6      | 5      | 4            | 3            | 2      | 1      | 0      |
|----------|-------------|--------|--------|--------|--------------|--------------|--------|--------|--------|
| ROMSUB1L | Bit symbol  | ROMS07 | ROMS06 | ROMS05 | ROMS04       | ROMS03       | ROMS02 | ROMS01 | ROMS00 |
| (040CH)  | Read/Write  |        |        |        | V            | V            |        |        |        |
|          | Reset value | 0      | 0      | 0      | 0            | 0            | 0      | 0      | 0      |
|          | Function    |        |        | I      | Patch code ( | Lower 8 bits | )      |        |        |

## Bank1 Address Substitution Register H

|          |             | 7      | 6      | 5      | 4            | 3            | 2      | 1      | 0      |
|----------|-------------|--------|--------|--------|--------------|--------------|--------|--------|--------|
| ROMSUB1H | Bit symbol  | ROMS15 | ROMS14 | ROMS13 | ROMS12       | ROMS11       | ROMS10 | ROMS09 | ROMS08 |
| (040DH)  | Read/Write  |        |        |        | V            | V            |        |        |        |
|          | Reset value | 0      | 0      | 0      | 0            | 0            | 0      | 0      | 0      |
|          | Function    |        |        | I      | Patch code ( | Upper 8 bits | )      |        |        |

Note: The ROMSUB0L, ROMSUB0H, ROMSUB1L, and ROMSUB1H registers do not support read-modify-write operation.

Figure 3.16.8 Address Substitution Registers (Banks 0 and 1)

| ,        |             |        |                           |        |        |        |        |        |        |  |  |  |  |
|----------|-------------|--------|---------------------------|--------|--------|--------|--------|--------|--------|--|--|--|--|
|          |             | 7      | 6                         | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
| ROMSUB2L | Bit symbol  | ROMS07 | ROMS06                    | ROMS05 | ROMS04 | ROMS03 | ROMS02 | ROMS01 | ROMS00 |  |  |  |  |
| (0414H)  | Read/Write  |        | W                         |        |        |        |        |        |        |  |  |  |  |
|          | Reset value | 0      | 0                         | 0      | 0      | 0      | 0      | 0      | 0      |  |  |  |  |
|          | Function    |        | Patch code (Lower 8 bits) |        |        |        |        |        |        |  |  |  |  |

#### Bank2 Address Substitution Register L

## Bank2 Address Substitution Register H

|              |             | 7                         | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |
|--------------|-------------|---------------------------|--------|--------|--------|--------|--------|--------|--------|--|--|--|
| ROMSUB2H     | Bit symbol  | ROMS15                    | ROMS14 | ROMS13 | ROMS12 | ROMS11 | ROMS10 | ROMS09 | ROMS08 |  |  |  |
| (0415H)<br>- | Read/Write  | W                         |        |        |        |        |        |        |        |  |  |  |
|              | Reset value | 0                         | 0      | 0      | 0      | 0      | 0      | 0      | 0      |  |  |  |
|              | Function    | Patch code (Upper 8 bits) |        |        |        |        |        |        |        |  |  |  |

Bank3 Address Substitution Register L

|          |             | 7                         | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
|----------|-------------|---------------------------|--------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| ROMSUB3L | Bit symbol  | ROMS07                    | ROMS06 | ROMS05 | ROMS04 | ROMS03 | ROMS02 | ROMS01 | ROMS00 |  |  |  |  |
| (041CH)  | Read/Write  |                           |        |        |        |        |        |        |        |  |  |  |  |
|          | Reset value | 0 0 0 0 0 0 0             |        |        |        |        |        |        |        |  |  |  |  |
|          | Function    | Patch code (Lower 8 bits) |        |        |        |        |        |        |        |  |  |  |  |

## Bank3 Address Substitution Register H

|                                 |             | 7             | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
|---------------------------------|-------------|---------------|--------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| ROMSUB3H                        | Bit symbol  | ROMS15        | ROMS14 | ROMS13 | ROMS12 | ROMS11 | ROMS10 | ROMS09 | ROMS08 |  |  |  |  |
| (041DH)                         | Read/Write  | W             |        |        |        |        |        |        |        |  |  |  |  |
|                                 | Reset value | 0 0 0 0 0 0 0 |        |        |        |        |        |        |        |  |  |  |  |
| Function Patch code (Upper 8 bi |             |               |        |        |        |        |        |        |        |  |  |  |  |

Note: The ROMSUB2L, ROMSUB2H, ROMSUB3L, and ROMSUB3H registers do not support read-modify-write operation.

Figure 3.16.9 Address Substitution Registers (Banks 2 and 3)

| -        |             |                           |        |        |        |        |        |        |        |  |  |  |  |
|----------|-------------|---------------------------|--------|--------|--------|--------|--------|--------|--------|--|--|--|--|
|          |             | 7                         | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
| ROMSUB4L | Bit symbol  | ROMS07                    | ROMS06 | ROMS05 | ROMS04 | ROMS03 | ROMS02 | ROMS01 | ROMS00 |  |  |  |  |
| 0424H)   | Read/Write  | W                         |        |        |        |        |        |        |        |  |  |  |  |
|          | Reset value | 0 0 0 0 0 0 0 0           |        |        |        |        |        |        |        |  |  |  |  |
|          | Function    | Patch code (Lower 8 bits) |        |        |        |        |        |        |        |  |  |  |  |

Bank4 Address Substitution Register L

#### Bank4 Address Substitution Register H

|          |             | 7               | 6                         | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
|----------|-------------|-----------------|---------------------------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| ROMSUB4H | Bit symbol  | ROMS15          | ROMS14                    | ROMS13 | ROMS12 | ROMS11 | ROMS10 | ROMS09 | ROMS08 |  |  |  |  |
| (0425H)  | Read/Write  | W               |                           |        |        |        |        |        |        |  |  |  |  |
|          | Reset value | 0 0 0 0 0 0 0 0 |                           |        |        |        |        |        |        |  |  |  |  |
|          | Function    |                 | Patch code (Upper 8 bits) |        |        |        |        |        |        |  |  |  |  |

Bank5 Address Substitution Register L

|                                    |             | 7             | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
|------------------------------------|-------------|---------------|--------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| ROMSUB5L                           | Bit symbol  | ROMS07        | ROMS06 | ROMS05 | ROMS04 | ROMS03 | ROMS02 | ROMS01 | ROMS00 |  |  |  |  |
| (042CH)                            | Read/Write  | W             |        |        |        |        |        |        |        |  |  |  |  |
|                                    | Reset value | 0 0 0 0 0 0 0 |        |        |        |        |        |        |        |  |  |  |  |
| Function Patch code (Lower 8 bits) |             |               |        |        |        |        |        |        |        |  |  |  |  |

|          |             | 7             | 6                         | 5      | 4      | 3      | 2      | 1      | 0      |  |  |  |  |
|----------|-------------|---------------|---------------------------|--------|--------|--------|--------|--------|--------|--|--|--|--|
| ROMSUB5H | Bit symbol  | ROMS15        | ROMS14                    | ROMS13 | ROMS12 | ROMS11 | ROMS10 | ROMS09 | ROMS08 |  |  |  |  |
| (042DH)  | Read/Write  | W             |                           |        |        |        |        |        |        |  |  |  |  |
|          | Reset value | 0 0 0 0 0 0 0 |                           |        |        |        |        |        |        |  |  |  |  |
|          | Function    |               | Patch code (Upper 8 bits) |        |        |        |        |        |        |  |  |  |  |

Note: The ROMSUB4L, ROMSUB4H, ROMSUB5L, and ROMSUB5H registers do not support read-modify-write operation.

Figure 3.16.10 Address Substitution Registers (Banks 4 and 5)

## 3.16.3 Operation

## (1) Replacing data

Two consecutive bytes of data can be replaced for each bank. A two-byte sequence to be replaced must start at an even address. If only a single byte at an even or odd address need be replaced, set the current masked ROM data in the other byte.

## Correction procedure:

Load the address compare registers (ROMCMP00 to ROMCMP02) with the target address where ROM data need be replaced. Store 2-byte patch code in the ROMSUBL and ROMSUBH registers.

When the CPU address matches the value stored in the ROMCMP00 to ROMCMP02 registers, the program patch logic disables RD output to the masked ROM and drives out the code stored in the ROMSUBL and ROMSUBH to the internal bus. The CPU thus fetches the patch code.

The following shows some examples:

### Examples:

a. Replacing 00H at address FF1230H with AAH

|          |              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|--------------|---|---|---|---|---|---|---|---|
| ROMCMP00 | ←            | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| ROMCMP01 | $\leftarrow$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| ROMCMP02 | $\leftarrow$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|          |              |   |   |   |   |   |   |   |   |
| ROMSUB0L | ←            | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| ROMSUB0H | ←            | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

Stores 30 in address compare register 0 for bank0. Stores 12 in address compare register 1 for bank0. Stores FF in address compare register 2 for bank0.

Store AA in address substitution register low for bank0. Store 11 in address substitution register high for bank0.





| ΒH |
|----|
| 3  |

| _        |   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---|---|---|---|---|---|---|---|---|
| ROMCMP00 | ← | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| ROMCMP01 | ← | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| ROMCMP02 | ← | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|          |   |   |   |   |   |   |   |   |   |
| ROMSUB0L | ← | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| ROMSUB0H | ← | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |

Stores 32 in address compare register 0 for bank0. Stores 12 in address compare register 1 for bank0. Stores FF in address compare register 2 for bank0.

Store 22 in address substitution register low for bank0. Store BB in address substitution register high for bank0.





c. Replacing 44H at address FF1234H with CCH and 55H at address FF1235H with DDH

|          |              | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|--------------|---|---|---|---|---|---|---|---|
| ROMCMP00 | $\leftarrow$ | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| ROMCMP01 | $\leftarrow$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| ROMCMP02 | $\leftarrow$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|          |              |   |   |   |   |   |   |   |   |
| ROMSUB0L | $\leftarrow$ | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| ROMSUB0H | $\leftarrow$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |

Stores 34 in address compare register 0 for bank0. Stores 12 in address compare register 1 for bank0. Stores FF in address compare register 2 for bank0.

Store CC in address substitution register low for bank0. Store DD in address substitution register high for bank0.



Figure 3.16.13 Example Patch Code Implementation

d. Replacing 77H at address FF1237H with EEH and 88H at address FF1238H with FFH (Requiring two banks)

|          |   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |    |
|----------|---|---|---|---|---|---|---|---|---|----|
| ROMCMP00 | ← | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | St |
| ROMCMP01 | ← | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | St |
| ROMCMP02 | ← | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | St |
|          |   |   |   |   |   |   |   |   |   |    |
| ROMSUB0L | ← | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | St |
| ROMSUB0H | ← | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | St |
| _        |   |   |   |   |   |   |   |   |   |    |
| ROMCMP10 | ← | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | St |
| ROMCMP11 | ← | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | St |
| ROMCMP12 | ← | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | St |
|          |   |   |   |   |   |   |   |   |   |    |
| ROMSUB1L | ← | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | St |
| ROMSUB1H | ← | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | St |
|          |   |   |   |   |   |   |   |   |   |    |

Stores 36 in address compare register 0 for bank0. Stores 12 in address compare register 1 for bank0. Stores FF in address compare register 2 for bank0.

Store 66 in address substitution register low for bank0. Store EE in address substitution register high for bank0.

Stores 38 in address compare register 0 for bank1. Stores 12 in address compare register 1 for bank1. Stores FF in address compare register 2 for bank1.

Store FF in address substitution register low for bank1. Store 99 in address substitution register high for bank1.



Figure 3.16.14 Example Patch Code Implementation

(2) Using an interrupt to cause a branch

A wider range of program code can also be fixed using a software interrupt (SWI). With a patch code loaded into on-chip RAM, the program patch logic can be used to replace program code at a specified address with a single-byte SWI instruction, which causes a branch to the patch program.

Note that this method can only be used if the original masked ROM has been developed with <u>on-chip RAM addresses specified as SWI vector addresses</u>.

Correction procedure:

Load the address compare registers (ROMCMP00 to ROMCMP02) with the start address of the program code that is to be fixed. If it is an even address, store an SWI instruction code (e.g., SWI: F9H) in the ROMSUBL. If the start address is an odd address, store an SWI instruction code in the ROMSUBH and the current ROM data at the preceding even address in the ROMSUBL.

When the CPU address matches the value stored in the ROMCMP00 to ROMCMP02 registers, the program patch logic disables RD output to the masked ROM and drives out the SWI instruction code to the internal bus. Upon fetching the SWI code, the CPU makes a branch to the internal RAM area to execute the preloaded code.

At the end of the patch program executed from the internal RAM, the CPU directly rewrites the saved PC value so that it points to the address following the patch code, and then executes a RETI.

The following shows an example:

Example: Fixing a program within the range from FF5000H to FF507FH

Before developing the original masked ROM, set the SWI1 vector reference address to 001500H (on-chip RAM area).

Use the startup routine to load the patch code to on-chip RAM (001500H to 0015EFH). Store the start address (FF5000H) of the ROM area to be fixed in the ROMCMP00 to ROMCMP02. Store the SWI1 instruction code (F9H) in the ROMSUBOL and the current data at FF5001H (AAH) in the ROMSUBOH. When the CPU address matches the value stored in ROMCMP00 to ROMCMP02, the program patch logic replaces the ROM-based code at FF5000H with F9H. The CPU then executes the SWI1 instruction, which causes a branch to 001500H in the on-chip RAM area. After executing the patch program the CPU finally rewrites the saved PC value to FF5080H and executes a RETI.



Figure 3.16.15 Example ROM Correction

# 4. Electrical Characteristics

# 4.1 Maximum Ratings

| Parameter                     | Symbol  | Rating            | Unit |  |
|-------------------------------|---------|-------------------|------|--|
| Supply voltage                | Vcc     | -0.5 to 3.0       | V    |  |
| Input voltage                 | VIN     | -0.5 to Vcc + 0.5 | v    |  |
| Output current (Per pin)      | IOL     | 2                 |      |  |
| Output current (Per pin)      | IOH     | -2                |      |  |
| Output current (Total)        | ΣΙΟL    | 80                | mA   |  |
| Output current (Total)        | ΣΙΟΗ    | -80               |      |  |
| Power dissipation (Ta = 85°C) | PD      | 600               | mW   |  |
| Soldering temperature (10 s)  | TSOLDER | 260               |      |  |
| Storage temperature           | TSTG    | -55 to 125        | °C   |  |
| Operating temperature         | TOPR    | -20 to 70         |      |  |

Note: Maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no maximum rating value is exceeded. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

#### Solderability of lead free products

| Test          | Test condition                                                   | Note                                        |
|---------------|------------------------------------------------------------------|---------------------------------------------|
| parameter     |                                                                  |                                             |
| Solderability | (1) Use of Sn-37Pb solder Bath                                   | Pass:                                       |
|               | Solder bath temperature =230°C, Dipping time = 5 seconds         | solderability rate until forming $\ge 95\%$ |
|               | The number of times = one, Use of R-type flux                    |                                             |
|               | (2) Use of Sn-3.0Ag-0.5Cu solder bath                            |                                             |
|               | Solder bath temperature =245°C, Dipping time = 5 seconds         |                                             |
|               | The number of times = one, Use of R-type flux (use of lead free) |                                             |

# 4.2 DC Electrical Characteristics (1/2)

|           | Parameter                                              | Symbol | Condition                      |                                   | Min      | Typ.<br>(Note) | Max          | Unit |
|-----------|--------------------------------------------------------|--------|--------------------------------|-----------------------------------|----------|----------------|--------------|------|
| Powe      | er supply voltage<br>AVcc = DVcc<br>AVss = DVss = 0 V) | VCC    | fc = 4 to 10 MHz               |                                   | 1.8      |                | 2.6          | V    |
| age       | P00 to P17 (AD0 to AD15)                               | VIL    | V <sub>CC</sub> = 1.8 to 2.6   | V                                 |          |                | 0.2 Vcc      |      |
| t volt    | P20 to P37                                             | VIL1   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 |          |                | 0.2 Vcc      |      |
| vel inpu  | RESET,MMI,<br>P40 to PA7                               | VIL2   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 | -0.3     |                | 0.15 Vcc     | V    |
| ow-le     | AM0 to AM1                                             | VIL3   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 |          |                | 0.3          |      |
| Ľ         | X1                                                     | VIL4   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 |          |                | 0.1 Vcc      |      |
| tage      | P00 to P17 (AD0 to AD15)                               | VIH    | V <sub>CC</sub> = 1.8 to 2.6   | V                                 | 0.7 Vcc  |                |              |      |
| ut vol    | P20 to P37                                             | VIH1   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 | 0.8 Vcc  |                |              |      |
| evel inpu | RESET,MMI,<br>P40 to PA7                               | VIH2   | V <sub>CC</sub> = 1.8 to 2.6   | V                                 | 0.85 Vcc |                | Vcc +<br>0.3 | V    |
| igh-le    | AM0 to AM1                                             | VIH3   | V <sub>CC</sub> = 1.8 to 2.6   | V <sub>CC</sub> = 1.8 to 2.6 V    |          |                |              |      |
| Т         | X1                                                     | VIH4   | V <sub>CC</sub> = 1.8 to 2.6 V |                                   | 0.9 Vcc  |                |              |      |
| Low-      | evel output voltage                                    | VOL    | IOL = 0.4 mA                   | V <sub>CC</sub> =<br>1.8 to 2.6 V |          |                | 0.15 Vcc     | V    |
| High-     | level output voltage                                   | VOH    | IOH = -200 μA                  | V <sub>CC</sub> =<br>1.8 to 2.6 V | 0.8 Vcc  |                |              | v    |

Note:  $Ta = 25^{\circ}C$ , Vcc = 2.0 V, unless otherwise noted.

| Parameter                                                            | Symbol | Condition                                    | Min | Typ.<br>(Note 1) | Max  | Unit |  |
|----------------------------------------------------------------------|--------|----------------------------------------------|-----|------------------|------|------|--|
| Input leakage current                                                | ILI    | $0.0 \leq V_{IN} \leq Vcc$                   |     | 0.02             | ±5   | •    |  |
| Output leakage current                                               | ILO    | $0.2 \leq V_{IN} \leq Vcc - 0.2$             |     | 0.05             | ±10  | μA   |  |
| Power down voltage<br>(while RAM is being backed<br>up in STOP mode) | VSTOP  | V IL2 = 0.2 Vcc,<br>V IH2 = 0.8 Vcc          | 1.8 |                  | 2.6  | V    |  |
|                                                                      | RRST   | $V_{CC} = 1.8$ to 2.2 V                      | 200 |                  | 1000 | L-O  |  |
| RESET pull-up resistor                                               | KKOT   | $V_{CC} = 2.2 \text{ to } 2.6 \text{ V}$ 100 |     |                  | 600  | КС2  |  |
| Pin capacitance                                                      | CIO    | fc = 1 MHz                                   |     |                  | 10   | pF   |  |
| Schmitt width<br>RESET,MMI,P40 to P43,<br>KWI0 to KWI7, P60 to PA7   | VTH    | $V_{CC} = 1.8 \text{ to } 2.6 \text{ V}$     | 0.3 | 0.8              |      | V    |  |
| Programmable                                                         | ркн    | $V_{CC} = 1.8$ to 2.2 V                      | 200 |                  | 1000 |      |  |
| pull-up resistor                                                     |        | $V_{CC} = 2.2$ to 2.6 V                      | 100 |                  | 600  | KΩ   |  |
| NORMAL (Note 2)                                                      |        | V <sub>CC</sub> = 1.8 to 2.6 V               |     | 2.2              | 4.0  |      |  |
| IDLE2                                                                |        | fc = 10 MHz                                  |     | 0.7              | 1.6  | mA   |  |
| IDLE1                                                                | lcc    | (Typ. value Vcc = 2.0 V)                     |     | 0.3              | 0.9  |      |  |
| STOP                                                                 |        | $V_{CC} = 1.8 \text{ to } 2.6 \text{ V}$     |     | 0.1              | 10   | μÂ   |  |

# DC Electrical Characteristics (2/2)

Note 1: Ta = 25°C, V<sub>CC</sub> = 2.0 V, unless otherwise noted.

Note 2: Test conditions for NORMAL Icc: All blocks operating, output pins open, and input pin levels fixed.

# 4.3 AC Electrical Characteristics

(1)  $V_{CC} = 1.8$  to 2.6 V

| No | Parameter                                                                                                                                                 | Symbol            | Equ       | ation      | f <sub>FPH</sub> = 10 MHz |     | Unit |
|----|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|-----------|------------|---------------------------|-----|------|
|    | i alamotoi                                                                                                                                                | Cymbol            | Min       | Max        | Min                       | Max | Orm  |
| 1  | f <sub>FPH</sub> cycle period ( = x)                                                                                                                      | t <sub>FPH</sub>  | 100       | 250        | 100                       |     | ns   |
| 2  | A0 to A15 valid to ALE low                                                                                                                                | t <sub>AL</sub>   | 0.5x – 28 |            | 22                        |     | ns   |
| 3  | A0 to A15 hold after ALE low                                                                                                                              | t <sub>LA</sub>   | 0.5x – 35 |            | 15                        |     | ns   |
| 4  | ALE pulse width high                                                                                                                                      | t <sub>LL</sub>   | x - 40    |            | 60                        |     | ns   |
| 5  | ALE low to RD or WR asserted                                                                                                                              | tLC               | 0.5x – 28 |            | 22                        |     | ns   |
| 6  | RD negated to ALE high                                                                                                                                    | tCLR              | 0.5x – 20 |            | 30                        |     | ns   |
| 7  | WR negated to ALE high                                                                                                                                    | tCLW              | x - 20    |            | 80                        |     | ns   |
| 8  | A0 to A15 valid to RD or WR asserted                                                                                                                      | tACL              | x – 75    |            | 25                        |     | ns   |
| 9  | A0 to A23 valid to RD or WR asserted                                                                                                                      | t <sub>ACH</sub>  | 1.5x – 70 |            | 80                        |     | ns   |
| 10 | A0 to A23 hold after RD negated                                                                                                                           | tCAR              | 0.5x - 30 |            | 20                        |     | ns   |
| 11 | A0 to A23 hold after WR negated                                                                                                                           | tCAW              | x - 30    |            | 70                        |     | ns   |
| 12 | A0 to A15 valid to D0 to D15 data in                                                                                                                      | t <sub>ADL</sub>  |           | 3.0x - 76  |                           | 224 | ns   |
| 13 | A0 to A23 valid to D0 to D15 data in                                                                                                                      | t <sub>ADH</sub>  |           | 3.5x – 82  |                           | 268 | ns   |
| 14 | RD asserted to D0 to D15 data in                                                                                                                          | t <sub>RD</sub>   |           | 2.0x - 60  |                           | 140 | ns   |
| 15 | RD width low                                                                                                                                              | t <sub>RR</sub>   | 2.0x - 30 |            | 170                       |     | ns   |
| 16 | D0 to D15 hold after RD negated                                                                                                                           | t <sub>HR</sub>   | 0         |            | 0                         |     | ns   |
| 17 | RD negated to next A0 to A15 output                                                                                                                       | t <sub>RAE</sub>  | x - 30    |            | 70                        |     | ns   |
| 18 | WR width low                                                                                                                                              | tww               | 1.5x – 30 |            | 120                       |     | ns   |
| 19 | D0 to D15 valid to WR negated                                                                                                                             | t <sub>DW</sub>   | 1.5x – 70 |            | 80                        |     | ns   |
| 20 | D0 to D15 hold after WR negated                                                                                                                           | t <sub>WD</sub>   | x – 50    |            | 50                        |     | ns   |
| 21 | A0 to A23 valid to $\overline{WAIT}$ input $\begin{bmatrix} (1+N)\\ wait states \end{bmatrix}$                                                            | t <sub>AWH</sub>  |           | 3.5x – 120 |                           | 230 | ns   |
| 22 | A0 to A15 valid to $\overline{WAIT}$ input $\begin{pmatrix} (1+N) \\ wait states \end{pmatrix}$                                                           | t <sub>AWL</sub>  |           | 3.0x - 100 |                           | 200 | ns   |
| 23 | $\overline{\text{WAIT}}$ hold after $\overline{\text{RD}}$ or $\overline{\text{WR}}$ asserted $\begin{bmatrix} (1+N) \\ \text{wait states} \end{bmatrix}$ | t <sub>CW</sub>   | 2.0x + 0  |            | 200                       |     | ns   |
| 24 | A0 to A23 valid to port data in                                                                                                                           | t <sub>APH</sub>  |           | 3.5x – 170 |                           | 180 | ns   |
| 25 | Port data hold after A0 to A23 valid                                                                                                                      | t <sub>APH2</sub> | 3.5x      |            | 350                       |     | ns   |
| 26 | A0 to A23 valid to port data valid                                                                                                                        | t <sub>AP</sub>   |           | 3.5x + 170 |                           | 520 | ns   |

AC measurement conditions:

- Output levels: High 0.7  $\times$  Vcc/Low 0.3  $\times$  Vcc, CL = 50 pF

Input levels: High 0.9 × Vcc/Low 0.1 × Vcc

Note: In the above table, the letter x represents the  $f_{FPH}$  cycle period, which is half the system clock ( $f_{SYS}$ ) cycle period used in the CPU core.

The  $f_{\ensuremath{\mathsf{FPH}}}$  cycle period varies, depending on the programming of the clock gear function.

(2) Read operation timing



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as  $\overline{RD}$  and  $\overline{CS}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

- f<sub>FPH</sub> A0 to A23  $\overline{\text{CS0}}$  to  $\overline{\text{CS3}}$  $R/\overline{W}$ WAIT t<sub>AP</sub> Port output (Note) tCAW ~ tww  $\overline{\mathrm{WR}}$  ,  $\overline{\mathrm{HWR}}$ t<sub>WD</sub> t<sub>DW</sub> A0 to A15 AD0 to AD15 D0 to D15 **t**CLW ALE
- (3) Write operation timing

Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as  $\overline{WR}$  and  $\overline{CS}$  are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

. .

۸*\* /

A \ 7

. .

# 4.4 ADC Electrical Characteristics

|                                                   | AVCC = VCC, AVSS = VSS |        |                         |       |      |       |      |  |  |  |
|---------------------------------------------------|------------------------|--------|-------------------------|-------|------|-------|------|--|--|--|
| Р                                                 | arameter               | Symbol | Condition               | Min   | Тур. | Max   | Unit |  |  |  |
| Analog reference                                  | ce voltage (+)         | VREFH  | $V_{CC}$ = 1.8 to 2.6 V | Vcc   | Vcc  | Vcc   |      |  |  |  |
| Analog reference voltage ( - )                    |                        | VREFL  | $V_{CC}$ = 1.8 to 2.6 V | Vss   | Vss  | Vss   | V    |  |  |  |
| Analog input voltage                              |                        | VAIN   |                         | VREFL |      | VREFH |      |  |  |  |
| Analog supply                                     | ADMOD1.VREFON = 1      | IDEE   | $V_{CC}$ = 1.8 to 2.6 V |       | 0.65 | 1.0   | mA   |  |  |  |
| current                                           | ADMOD1.VREFON = 0      | IKEF   | $V_{CC}$ = 1.8 to 2.6 V |       | 0.02 | 5.0   | μA   |  |  |  |
| Total error<br>(Not including quantization error) |                        | -      | $V_{CC} = 1.8$ to 2.6 V |       | ±1.0 | ±4.0  | LSB  |  |  |  |

### Note 1: 1 LSB = (VREFH - VREFL)/1024 (V)

- Note 2: Minimum operating frequency Guaranteed when the frequency of the clock selected with the clock gear is 4 MHz or higher with fc used.
- Note 3: The supply current flowing through the AV<sub>CC</sub> pin is included in the VCC pin supply current parameter (I<sub>CC</sub>).

# 4.5 SIO Timing (I/O interface mode)

Note: In the tables below, the letter x represents the f<sub>FPH</sub> cycle period, which is half the system clock (f<sub>SYS</sub>) cycle period used in the CPU core.

The fFPH cycle period varies, depending on the programming of the clock gear function.

| Parameter                                 | Sumbol           | Equation                                               | n                    | 10 MHz |      | Llnit |
|-------------------------------------------|------------------|--------------------------------------------------------|----------------------|--------|------|-------|
| Falameter                                 | Зупрог           | Min                                                    | Max                  | Min    | Max  | Unit  |
| SCLK period                               | tSCY             | 16X                                                    |                      | 1.6    |      | μS    |
| TXD data to SCLK rise or fall*            | toss             | $t_{SCY}/2 - 4X - 180$<br>(V <sub>CC</sub> = 2V ± 10%) |                      | 220    |      | ns    |
| TXD data hold after<br>SCLK rise or fall* | <sup>t</sup> OHS | $t_{SCY}/2 + 2X + 0$                                   |                      | 1000   |      | ns    |
| RXD data hold after<br>SCLK rise or fall* | t <sub>HSR</sub> | 3X + 10                                                |                      | 310    |      | ns    |
| SCLK rise or fall* to RXD data valid      | tSRD             |                                                        | t <sub>SCY</sub> – 0 |        | 1600 | ns    |
| RXD data valid to SCLK rise or fall*      | t <sub>RDS</sub> | 0                                                      |                      | 0      |      | ns    |

(1) SCLK input mode

SCLK rise or fall\*: Measured relative to the programmed active edge of SCLK.

Note: The values shown in the "10 MHz" column are measured with  $t_{SCY} = 16X$ .

#### (2) SCLK output mode

| Paramotor                              | Symbol           | Equ              | ation                       | 10 N | Llnit |      |
|----------------------------------------|------------------|------------------|-----------------------------|------|-------|------|
| r arameter                             | Symbol           | Min              | Max                         | Min  | Max   | Unit |
| SCLK period                            | tSCY             | 16X              | 8192X                       | 1.6  | 819   | μs   |
| TXD data to SCLK rise or fall*         | toss             | $t_{SCY}/2 - 40$ |                             | 760  |       | ns   |
| TXD data hold after SCLK rise or fall* | tOHS             | $t_{SCY}/2 - 40$ |                             | 760  |       | ns   |
| RXD data hold after SCLK rise or fall* | t <sub>HSR</sub> | 0                |                             | 0    |       | ns   |
| SCLK rise or fall* to RXD data valid   | tSRD             |                  | t <sub>SCY</sub> – 1X – 180 |      | 1320  | ns   |
| RXD data valid to SCLK rise or fall*   | t <sub>RDS</sub> | 1X + 180         |                             | 280  |       | ns   |

Note: The values shown in the "10 MHz" column are measured with  $t_{SCY} = 16X$ .



# 4.6 Event Counters (TA0IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1)

| Parameter              | Symbol            | Equa     | 10 N | Lloit |     |      |
|------------------------|-------------------|----------|------|-------|-----|------|
| raiametei              | Symbol            | Min      | Max  | Min   | Max | Unit |
| Clock cycle period     | t <sub>VCK</sub>  | 8X + 100 |      | 900   |     | ns   |
| Clock low pulse width  | t <sub>VCKL</sub> | 4X + 40  |      | 440   |     | ns   |
| Clock high pulse width | t <sub>VCKH</sub> | 4X + 40  |      | 440   |     | ns   |

Note: In the above table, the letter x represents the f<sub>FPH</sub> cycle period, which is half the system clock (f<sub>SYS</sub>) cycle period used in the CPU core.

The f<sub>FPH</sub> cycle period varies, depending on the programming of the clock gear function.

# 4.7 Interrupt and Timer Capture

Note: In the tables below, the letter x represents the f<sub>FPH</sub> cycle period, which is half the system clock (f<sub>SYS</sub>) cycle period used in the CPU core.

The fFPH cycle period varies, depending on the programming of the clock gear function.

#### (1) $\overline{\text{NMI}}$ , and INT0 to INT4 interrupts

| Parameter                                                     | Symbol             | Equation |     | 10 MHz |     | Llnit |
|---------------------------------------------------------------|--------------------|----------|-----|--------|-----|-------|
| i arameter                                                    | Gymbol             | Min      | Max | Min    | Max | Onit  |
| Low pulse width for MMI and INT0 to INT4                      | <sup>t</sup> INTAL | 4X + 40  |     | 440    |     | ns    |
| High pulse width for $\overline{\text{NMI}}$ and INT0 to INT4 | t <sub>INTAH</sub> | 4X + 40  |     | 440    |     | ns    |

### (2) INT5 to INT8 interrupts and capture

The input pulse widths for INT5 to INT8 vary with the selected system clock and prescaler clock. The following table shows the pulse widths for different operating clocks:

| Selected<br>Prescaler  | t <sub>INTBL</sub> (Low<br>for INT5 | pulse width<br>to INT8)   | t <sub>INTBH</sub> (High<br>for INT5 | Unit                      |    |
|------------------------|-------------------------------------|---------------------------|--------------------------------------|---------------------------|----|
| Clock                  | Equation                            | f <sub>FPH</sub> = 10 MHz | Equation                             | f <sub>FPH</sub> = 10 MHz |    |
| PRCK[1:0]              | Min                                 | Min                       | Min                                  | Min                       |    |
| 00 (f <sub>FPH</sub> ) | 8X + 100                            | 900                       | 8X + 100                             | 900                       | ns |
| 10 (fc/16)             | 128Xc + 0.1                         | 12.9                      | 128Xc + 0.1                          | 12.9                      | μS |

Note: Xc represents the cycle period of the high-speed oscillator clock (fc).

## 4.8 SCOUT Pin

| Deremeter              | C) make al       | Equation  |     | 10 MHz |     | Condition               | Linit |
|------------------------|------------------|-----------|-----|--------|-----|-------------------------|-------|
| Parameter              | Symbol           | Min       | Max | Min    | Max | Condition               | Unit  |
| Clock high pulse width | t <sub>SCH</sub> | 0.5T – 25 |     | 25     |     | $V_{CC} = 1.8$ to 2.6 V | ns    |
| Clock low pulse width  | tSCL             | 0.5T – 25 |     | 25     |     | $V_{CC} = 1.8$ to 2.6 V | ns    |

Note: In the table above, the letter T represents the cycle period of the SCOUT output clock.

Measurement condition:

• Output levels: High = 0.7  $V_{CC}$ /Low = 0.3  $V_{CC}$ , CL = 10  $_{PF}$ 



# 4.9 Bus Request and Bus Acknowledge Signals



| Parameter                        | Symbol           | Equation |     | f <sub>FPH</sub> = <sup>-</sup> | 10 MHz | Condition               | Unit |
|----------------------------------|------------------|----------|-----|---------------------------------|--------|-------------------------|------|
| i didineter                      | Cymbol           | Min      | Max | Min                             | Max    | Condition               | Orm  |
| Bus float to<br>BUSAK asserted   | t <sub>ABA</sub> | 0        | 300 | 0                               | 300    | $V_{CC} = 1.8$ to 2.6 V | ns   |
| Bus float after<br>BUSAK negated | t <sub>BAA</sub> | 0        | 300 | 0                               | 300    | $V_{CC} = 1.8$ to 2.6 V | ns   |

Note 1: If the current bus cycle has not terminated due to wait-state insertion, the TMP91CW28 does not respond to BUSRQ until the wait state ends.

Note 2: This broken lines indicate that output buffers are disabled, not that the signals are at indeterminate states. The pin holds the last logic value present at that pin before the bus is relinquished. This is dynamically accomplished through external load capacitances. The equipment manufacturer may maintain the bus at a predefined state by means of off-chip resistors, but he or she should design, considering the time (Determined by the CR constant) it takes for a signal to reach a desired state. The on-chip, integrated programmable pull-up/pull-down resistors remain active, depending on internal signal states.

# 4.10 Recommended Oscillator Circuit

The TMP91CW28 is evaluated by the following resonator manufacturer. The results of evaluation are shown below.

- Note: The additional capacitance of the resonator connecting pins are the sum of load capacitance C1, C2 and the stray capacitance on the target board. Even when recommended constants for C1 and C2 are used, actual load capacitance may vary with the board, possibly resulting in the malfunction of the oscillator. The board should be designed so that the patterns around the oscillator are as short as possible. Toshiba recommends that the resonator be finally evaluated after it is mounted on the target board.
- (1) Sample crystal circuit



Figure 4.10.1 High-frequency Oscillator Connection Diagram

(2) Recommended ceramic resonators for the TMP91CW28, manufactured by Murata Manufacturing Co., Ltd.

| Oscillation              |                    |                          | Pa      | rameter o | of Eleme | Running Condition      |                         |           |
|--------------------------|--------------------|--------------------------|---------|-----------|----------|------------------------|-------------------------|-----------|
| MCU                      | Frequency<br>[MHz] | Recommended<br>Resonator | C1 [pF] | C2 [pF]   | Rf [Ω]   | $Rd\left[\Omega ight]$ | Voltage of<br>Power [V] | Tc [°C]   |
| 4.0 -<br>TMP91CW28 8.0 - | CSTCR4M00G55-R0    | (39)                     | (39)    |           |          | 1.8 to 2.6             |                         |           |
|                          | CSTLS4M00G56-B0    | (47)                     | (47)    |           |          |                        |                         |           |
|                          | 0 0                | CSTCE8M00G55-R0          | (33)    | (33)      | Onon     | 0                      |                         | 20 to 170 |
|                          | CSTLS8M00G56-B0    | (47)                     | (47)    | Open      | 0        | 1.9 to 2.6             | -2010+70                |           |
|                          | 40.0               | CSTCE10M0G52-R0          | (10)    | (10)      |          |                        | 4.0.1.0.0               |           |
| 10.0                     |                    | CSTLS10M0G53-B0          | (15)    | (15)      |          |                        | 1.0 10 2.0              |           |

- The C1 and C2 constants are enclosed in parentheses for resonator models having built-in capacitors.
- The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.
   For up-to-date information, please refer to the following URL: http://www.murata.co.jp/search/index.html

# 5. Special Function Register Summary

The special function registers (SFRs) configure and access the I/O ports, and control on-chip functions. These registers occupy 4-Kbyte addresses from 000000H through 000FFFH.

- (1) I/O ports
- (2) I/O port control
- (3) Interrupt control
- (4) Chip select/wait controller
- (5) Clock control
- (6) 8-bit timer control
- (7) 16-bit timer control
- (8) UART serial channel
- (9) I<sup>2</sup>C bus serial bus interface
- (10) AD converter control
- (11) Watchdog timer
- (12) Key wakeup
- (13) BCD adder/subtractor
- (14) Program patch logic

Table Organization

| Mnemonic | Register | Address | 7 | 6 | 7/ |              | 1 | 0 |               |
|----------|----------|---------|---|---|----|--------------|---|---|---------------|
|          |          |         |   |   | 7, |              |   |   | Bit symbol    |
|          |          |         |   |   | \' | $\backslash$ |   |   | → Read/Write  |
|          |          |         |   |   |    | $\square$    |   |   | → Reset Value |
|          |          |         |   |   | 7  | /            |   |   | → Function    |
|          |          |         |   |   |    |              |   |   |               |

- \* In the following tables, "RMW prohibited" indicates that the register does not support the use of a read-modify-write instruction.
  - Example: When setting only bit0 in the PxCR register to 1, the "SET 0, (PxCR)" instruction is usually used. That is not, however, allowed because RMW is prohibited for the P0CR. Instead, the LD (Transfer) instruction must be used to write to 8 bits.

## Access

| R/W:            | Read/write. The user can read and write the register bit.                                                                                                                                |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| R:              | Read only.                                                                                                                                                                               |
| W:              | Write only.                                                                                                                                                                              |
| W*:             | The user can read and write the register bit, but a read always returns a value of 1.                                                                                                    |
| RMW prohibited: | The user cannot perform a read-modify-write instruction (EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, and RRD). |
| *R/W:           | The user cannot use a read-modify-write instruction to control the pull-up resistor for the port.                                                                                        |

| [1] PORT |          |
|----------|----------|
| Address  | Mnemonic |
| 0000H    | P0       |
| 1H       | P1       |
| 2H       | P0CR     |
| 3H       |          |
| 4H       | P1CR     |
| 5H       | P1FC     |
| 6H       | P2       |
| 7H       | P3       |
| 8H       | P2CR     |
| 9H       | P2FC     |
| AH       | P3CR     |
| BH       | P3FC     |
| CH       | P4       |
| DH       | P5       |
| EH       | P4CR     |
| FH       | P4FC     |

Table 5.1 SFR Address Map (1)

| Address | Mnemonic |
|---------|----------|
| 0010H   |          |
| 1H      |          |
| 2H      | P6       |
| 3H      | P7       |
| 4H      | P6CR     |
| 5H      | P6FC     |
| 6H      | P7CR     |
| 7H      | P7FC     |
| 8H      | P8       |
| 9H      | P9       |
| AH      | P8CR     |
| BH      | P8FC     |
| CH      | P9CR     |
| DH      | P9FC     |
| EH      | PA       |
| FH      |          |
|         |          |

| Address | Mnemonic |
|---------|----------|
| 0020H   | PACR     |
| 1H      | PAFC     |
| 2H      |          |
| 3H      |          |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| CH      |          |
| DH      |          |
| EH      | PUP      |
| FH      | ODE      |

#### [2] INTC

| Address | Mnemonic |
|---------|----------|
| 0080H   | DMA0V    |
| 1H      | DMA1V    |
| 2H      | DMA2V    |
| 3H      | DMA3V    |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      | INTCLR   |
| 9H      | DMAR     |
| AH      | DMAB     |
| BH      |          |
| CH      | IIMC     |
| DH      |          |
| EH      |          |
| EH      |          |

| Address | Mnemonic  |
|---------|-----------|
| 0090H   | INTE0AD   |
| 1H      | INTE12    |
| 2H      | INTE34    |
| 3H      | INTE56    |
| 4H      | INTE78    |
| 5H      | INTETA01  |
| 6H      | INTETA23  |
| 7H      |           |
| 8H      |           |
| 9H      | INTETB0   |
| AH      | INTETB1   |
| BH      | INTETB01V |
| CH      | INTEBCD   |
| DH      | INTES1    |
| EH      | INTES2    |
| FH      |           |

| Address | Mnemonic |
|---------|----------|
| 00A0H   | INTETC01 |
| 1H      | INTETC23 |
| 2H      |          |
| 3H      |          |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| CH      |          |
| DH      |          |
| EH      |          |
| FH      |          |

#### [3] CS/WAIT

| Address | Mnemonic |
|---------|----------|
| 00C0H   | B0CS     |
| 1H      | B1CS     |
| 2H      | B2CS     |
| 3H      | B3CS     |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      | BEXCS    |
| 8H      | MSAR0    |
| 9H      | MAMR0    |
| AH      | MSAR1    |
| BH      | MAMR1    |
| CH      | MSAR2    |
| DH      | MAMR2    |
| EH      | MSAR3    |
| FH      | MAMR3    |

Note: Only the addresses with mnemonics shown in the tables can be accessed.
#### Table 5.2 SFR Address Map (2)

### [4] CGEAR, DFM

| Address | Mnemonic |
|---------|----------|
| 00E0H   | SYSCR0   |
| 1H      | SYSCR1   |
| 2H      | SYSCR2   |
| 3H      | EMCCR0   |
| 4H      | EMCCR1   |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| CH      |          |
| DH      |          |
| EH      |          |
| FH      |          |

#### [5] TMRA

| Address |       | Mnemonic |
|---------|-------|----------|
|         | 0100H | TA01RUN  |
|         | 1H    |          |
|         | 2H    | TA0REG   |
|         | 3H    | TA1REG   |
|         | 4H    | TA01MOD  |
|         | 5H    | TA1FFCR  |
|         | 6H    |          |
|         | 7H    |          |
|         | 8H    | TA23RUN  |
|         | 9H    |          |
|         | AH    | TA2REG   |
|         | BH    | TA3REG   |
|         | СН    | TA23MOD  |
|         | DH    | TA3FFCR  |
|         | EH    |          |
|         | FH    |          |

#### [6] TMRB

| Address | Mnemonic |  |
|---------|----------|--|
| 0180H   | TB0RUN   |  |
| 1H      |          |  |
| 2H      | TB0MOD   |  |
| 3H      | TB0FFCR  |  |
| 4H      |          |  |
| 5H      |          |  |
| 6H      |          |  |
| 7H      |          |  |
| 8H      | TB0RG0L  |  |
| 9H      | TB0RG0H  |  |
| AH      | TB0RG1L  |  |
| BH      | TB0RG1H  |  |
| CH      | TB0CP0L  |  |
| DH      | TB0CP0H  |  |
| EH      | TB0CP1L  |  |
| FH      | TB0CP1H  |  |

| Address | Mnemonic |
|---------|----------|
| 0190H   | TB1RUN   |
| 1H      |          |
| 2H      | TB1MOD   |
| 3H      | TB1FFCR  |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      | TB1RG0L  |
| 9H      | TB1RG0H  |
| AH      | TB1RG1L  |
| BH      | TB1RG1H  |
| CH      | TB1CP0L  |
| DH      | TB1CP0H  |
| EH      | TB1CP1L  |
| FH      | TB1CP1H  |

Note: Only the addresses with mnemonics shown in the tables can be accessed.

# Table 5.3 SFR Address Map (3)[7] UART/SIO[8] I<sup>2</sup>C bus/SIO

| [/] 0AK1/510 |          |
|--------------|----------|
| Address      | Mnemonic |
| 0200H        |          |
| 1H           |          |
| 2H           |          |
| 3H           |          |
| 4H           |          |
| 5H           |          |
| 6H           |          |
| 7H           |          |
| 8H           | SC1BUF   |
| 9H           | SC1CR    |
| AH           | SC1MOD0  |
| BH           | BR1CR    |
| СН           | BR1ADD   |
| DH           | SC1MOD1  |
| EH           |          |
| FH           |          |

#### [8] I<sup>2</sup>C bus/SIO Address Mnemonic 0240H SBI0CR1 1H SBI0DBR 2H I2C0AR ЗH SBI0CR2/SBI0SR 4H SBI0BR0 5H SBI0BR1 6H 7H 8H SBI1CR1 9H SBI1DBR AH I2C1AR BΗ SBI1CR2/SBI1SR СН SBI1BR0 DH SBI1BR1 EΗ FH

#### [9] 10-bit ADC

| Address | Mnemonic |
|---------|----------|
| 02A0H   | ADREG04L |
| 1H      | ADREG04H |
| 2H      | ADREG15L |
| 3H      | ADREG15H |
| 4H      | ADREG26L |
| 5H      | ADREG26H |
| 6H      | ADREG37L |
| 7H      | ADREG37H |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| СН      |          |
| DH      |          |
| EH      |          |
| FH      |          |

| Address | Mnemonic |
|---------|----------|
| 02B0H   | ADMOD0   |
| 1H      | ADMOD1   |
| 2H      |          |
| 3H      |          |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| СН      |          |
| DH      |          |
| EH      |          |
| FH      |          |

#### [10] WDT

| Address | Mnemonic |
|---------|----------|
| 0300H   | WDMOD    |
| 1H      | WDCR     |
| 2H      |          |
| 3H      |          |
| 4H      |          |
| 5H      |          |
| 6H      |          |
| 7H      |          |
| 8H      |          |
| 9H      |          |
| AH      |          |
| BH      |          |
| СН      |          |
| DH      |          |
| EH      |          |
| FH      |          |

Note: Only the addresses with mnemonics shown in the tables can be accessed.

| Table 5.4 | SFR | Address | Мар | (4) |
|-----------|-----|---------|-----|-----|
|-----------|-----|---------|-----|-----|

| 1 | 11         | Kev  | wakei |
|---|------------|------|-------|
|   | <u>ر</u> י | rtey | warec |

| [II] Key wak | eup      |
|--------------|----------|
| Address      | Mnemonic |
| 03A0H        | KWIEN    |
| 1H           | KWICR    |
| 2H           |          |
| 3H           |          |
| 4H           |          |
| 5H           |          |
| 6H           |          |
| 7H           |          |
| 8H           |          |
| 9H           |          |
| AH           |          |
| BH           |          |
| СН           |          |
| DH           |          |
| EH           |          |
| FH           |          |
|              |          |

| [12] BCD adder/subtractor |          |  |
|---------------------------|----------|--|
| Address                   | Mnemonic |  |
| 03B0H                     | BCDMINA  |  |
| 1H                        | BCDSECA  |  |
| 2H                        | BCDFRAA  |  |
| 3H                        |          |  |
| 4H                        | BCDMINB  |  |
| 5H                        | BCDSECB  |  |
| 6H                        | BCDFRAB  |  |
| 7H                        |          |  |
| 8H                        | BCDMINR  |  |
| 9H                        | BCDSECR  |  |
| AH                        | BCDFRAR  |  |
| BH                        |          |  |
| СН                        | BCDCR    |  |
| DH                        |          |  |
| EH                        |          |  |
| FH                        |          |  |

[13] Program patch logic

| Address | Mnemonic | Address | Mnemonic | Address | Mnemonic |
|---------|----------|---------|----------|---------|----------|
| 0400H   | ROMCMP00 | 0410H   | ROMCMP20 | 0420H   | ROMCMP40 |
| 1H      | ROMCMP01 | 1H      | ROMCMP21 | 1H      | ROMCMP41 |
| 2H      | ROMCMP02 | 2H      | ROMCMP22 | 2H      | ROMCMP42 |
| 3H      |          | 3H      |          | 3H      |          |
| 4H      | ROMSUB0L | 4H      | ROMSUB2L | 4H      | ROMSUB4L |
| 5H      | ROMSUB0H | 5H      | ROMSUB2H | 5H      | ROMSUB4H |
| 6H      |          | 6H      |          | 6H      |          |
| 7H      |          | 7H      |          | 7H      |          |
| 8H      | ROMCMP10 | 8H      | ROMCMP30 | 8H      | ROMCMP50 |
| 9H      | ROMCMP11 | 9H      | ROMCMP31 | 9H      | ROMCMP51 |
| AH      | ROMCMP12 | AH      | ROMCMP32 | AH      | ROMCMP52 |
| BH      |          | BH      |          | BH      |          |
| CH      | ROMSUB1L | CH      | ROMSUB3L | CH      | ROMSUB5L |
| DH      | ROMSUB1H | DH      | ROMSUB3H | DH      | ROMSUB5H |
| EH      |          | EH      |          | EH      |          |
| FH      |          | FH      |          | FH      |          |

Note: Only the addresses with mnemonics shown in the tables can be accessed.

| (1) Input/output ports | (1) | Input/output ports |
|------------------------|-----|--------------------|
|------------------------|-----|--------------------|

| Mnemonic | Name   | Address | 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 6             | 5             | 4              | 3                | 2 1 0            |                  |              |
|----------|--------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|---------------|----------------|------------------|------------------|------------------|--------------|
|          |        |         | P07                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P06           | P05           | P04            | P03              | P02              | P01              | P00          |
| P0       | Port 0 | 00H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | R              | /W               |                  |                  |              |
|          |        |         | 7         6         5         4         3         2         1         1           P07         P06         P05         P04         P03         P02         P01         P           R/W           Data from external port (Output latch register is undefined)           P17         P16         P15         P14         P13         P12         P11         P           R/W           Data from external port (Output latch register is cleared to 0)           P27         P26         P25         P24         P23         P22         P21         P           R/W           Data from external port (Output latch register is set to 1)         1         1         0         (Output latch register) : Pull-up resistor disabled         1         1         1         0         (Output latch register) : Pull-up resistor enabled         -         -         -         -         -         -         -         -         -         -         -         1         1         1         0         0         -         -         -         -         -         -         -         -         -         -         -         -         -         - |               |               |                |                  |                  |                  |              |
|          |        |         | P17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P16           | P15           | P14            | P13              | P12              | P11              | P10          |
| P1       | Port 1 | 01H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | •             | R              | /W               |                  |                  | -            |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Data          | from externa  | al port (Outp  | ut latch regis   | ter is cleared   | d to 0)          |              |
|          |        |         | P27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P26           | P25           | P24            | P23              | P22              | P21              | P20          |
| P2       | Port 2 | 06H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | R              | /W               |                  |                  |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Da            | ta from exte  | rnal port (Ou  | tput latch reg   | gister is set to | o 1)             |              |
|          |        |         | P37                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P36           | P35           | P34            | P33              | P32              | P31              | P30          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | •             | *R             | R/W              |                  |                  | -            |
| P3       | Port 3 | 07H     | Da                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | ta from exter | nal port (Ou  | tput latch reo | gister is set to | o 1)             | 1                | 1            |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 0 (Output lat | ch register)  | : Pull-up resi | istor disabled   | 1                |                  |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 1 (Output lat | tch register) | : Pull-up res  | istor enabled    |                  | -                | =            |
|          |        |         | /                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |               |               |                | P43              | P42              | P41              | P40          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                |                  | *R               | /W               |              |
| P4       | Port 4 | 0CH     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                |                  | Data from e      | external port    |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                | (Ou              | tput latch re    | gister is set t  | o 1)         |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                | 0 (Output la     | atch register):  | Pull-up resis    | tor disabled |
|          |        |         | P57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P56           | D55           | P5/            | P53              | D52              | D51              |              |
| P5       | Port 5 | ОПН     | 1.57                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 1.50          | 1 33          | 134            | P 100            | 1 52             | 131              | 1.50         |
|          |        | 0211    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | Data from 6    | avternal nort    |                  |                  |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | P66           | P65           |                |                  | P62              | P61              | P60          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 100           | 100           | 104            | R/W              | 1.02             | 101              | 100          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | Data fron     | n external po  | ort (Output la   | tch register i   | s set to 1)      |              |
| P6       | Port 6 | 12H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | Data non      | i oxtorna pe   | in (Output la    | 0(Output late    | h register) ·    |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                |                  | Pull-up resist   | or disabled      |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | -              |                  | 1(Output lato    | h register):     | _            |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                |                  | Pull-up resist   | or enabled       |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | P75           | P74            | P73              | P72              | P71              | P70          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                | R/               | W                |                  |              |
| P7       | Port 7 | 13H     | /                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |               | Da            | ta from exter  | rnal port (Ou    | tput latch reg   | gister is set to | o 1)         |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | 0 (Output lat  | tch register)    | : Pull-up resi   | stor disabled    | I            |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | 1 (Output la   | tch register)    | : Pull-up resi   | stor enabled     |              |
|          |        |         | P87                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | P86           | P85           | P84            | P83              | P82              | P81              | P80          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | R              | /W               |                  |                  |              |
| P8       | Port 8 | 18H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Da            | ta from exter | rnal port (Ou  | tput latch reg   | gister is set to | o 1)             |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | 0 (Output lat | tch register)  | : Pull-up resi   | stor disabled    | ł                |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | 1 (Output la  | tch register)  | : Pull-up resi   | stor enabled     |                  |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | P96           | P95           | P94            | P93              | P92              | P91              | P90          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                | R/W              |                  |                  |              |
| P9       | Port 9 | 19H     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | Data fror     | n external po  | ort (output lat  | ch register is   | s set to 1)      |              |
| -        |        | -       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               |                |                  | 0(Output lato    | ch register)     |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | -              |                  | 1(Output late    | h register)      | -            |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | r             | 1              | 1                | : Pull-up resis  | stor enabled     |              |
|          |        |         | PA7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | PA6           | PA5           | PA4            | PA3              | PA2              | PA1              | PA0          |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               |               | R              | /W               |                  |                  |              |
| PA       | Port A | 1EH     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Da            | ta from exter | rnal port (Ou  | tput latch reg   | gister is set to | o 1)             |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | 0 (Output lat | tch register)  | : Pull-up resi   | stor disabled    | -<br>1           |              |
|          |        |         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               | 1 (Output la  | tch register)  | : Pull-up resi   | stor enabled     | l                |              |

(2) Input/output port control (1/2)

|          |          |                     | _                 | _          | _             |               | -              | -           |              | _       |
|----------|----------|---------------------|-------------------|------------|---------------|---------------|----------------|-------------|--------------|---------|
| wnemonic | Name     | Address             | 7                 | 6          | 5             | 4             | 3              | 2           | 1            | 0       |
|          |          | 0011                | P07C              | P06C       | P05C          | P04C          | P03C           | P02C        | P01C         | P00C    |
|          | Port 0   | 02H                 |                   |            |               | 1             | W              |             |              |         |
| FUCK     | control  | (KMW                | 0                 | 0          | 0             | 0             | 0              | 0           | 0            | 0       |
|          |          | promoned)           |                   |            |               | 0: Input      | 1: Output      |             |              |         |
|          |          |                     | P17C              | P16C       | P150          | P14C          | P13C           | P12C        | P11C         | P10C    |
|          | Dort 1   | 04H                 | 1 1/0             | 1 100      | 1100          |               | w/             | 1 120       | 1.110        | 1 100   |
| P1CR     | control  | (RMW                | 0                 | 0          | 0             | 0             | ~              | 0           | 0            | 0       |
|          | 5011101  | prohibited)         | U                 | U          | U             |               |                | U           | U            | U       |
|          |          |                     |                   | _          | _             | 0: Input      | 1: Output      | _           | _            | _       |
|          |          | 05H                 | P17F              | P16F       | P15F          | P14F          | P13F           | P12F        | P11F         | P10F    |
| P1FC     | Port 1   | (RMM)               |                   |            |               |               | W              | r           | 1            |         |
| 1110     | function | prohibited)         | 0                 | 0          | 0             | 0             | 0              | 0           | 0            | 0       |
|          |          |                     | Р                 | 1FC/P1CR = | = 00: Input p | ort, 01: Outp | ut port, 10: A | D15 to AD8  | , 11: A15 to | A8      |
|          |          |                     | P27C              | P26C       | P25C          | P24C          | P23C           | P22C        | P21C         | P20C    |
|          | Port 2   | 08H                 |                   |            |               | 1             | W              |             |              |         |
| P2CR     | control  | (RMW                | Ο                 | Ο          | ٥             | ٥             | 0              | ٥           | Ο            | Ο       |
|          | -        | prohibited)         | U                 | U          | U             |               |                | U           | U            | U       |
|          |          |                     | D075              | DOOF       | DOSE          |               |                | Deer        |              | Door    |
|          |          | 09H                 | P27F              | P26F       | P25F          | P24F          | P23F           | P22F        | P21F         | P20F    |
| P2FC     | Port 2   | (RMW                |                   |            |               | ,             | VV             | r           | r            |         |
| -        | runction | prohibited)         | 0                 | 0          | 0             | 0             | 0              | 0           | 0            | 0       |
|          |          | · · ·               |                   | P2FC/P2CR  | = 00: Input   | port, 01: Ou  | tput port, 10: | A7 to A0, 1 | 1: A23 to A1 | 6       |
|          |          |                     | P37C              | P36C       | P35C          | P34C          | P33C           | P32C        |              |         |
| DOOD     | Port 3   | 0AH                 |                   |            |               | W             |                |             | $\sim$       |         |
| P3CR     | control  | (RMW                | 0                 | 0          | 0             | 0             | 0              | 0           | $\sim$       | $\sim$  |
|          | Control  | promited)           | -                 | -          | 0: Input      | 1: Output     | -              | -           |              |         |
|          |          |                     | _                 | P36F       | P35F          | P34F          | $\sim$         | P32F        | P31F         | P30F    |
|          |          |                     |                   | 1 001      | 1 JJF<br>N    |               |                | 1 921       |              | 1 301   |
|          | Port 3   | 0BH                 | 0                 |            | 0             | 0             | $\sim$         | 0           | vv<br>C      | 0       |
| P3FC     | function | (RMW                | U                 |            | U             |               |                |             |              | U       |
|          |          | prohibited)         | Must be           | U: Port    | 0: Port       | 0: Port       |                | U: Port     | U: Port      | U: Port |
|          |          |                     | "0"               | 1: R/ W    | 1: BUSAK      | 1: BUSRQ      |                | 1: HWR      | 1: WR        | 1: RD   |
|          |          |                     | <u> </u>          |            |               |               | D420           | D400        | D/1C         | D40C    |
|          | Dort 4   | 0EH                 | $\langle \rangle$ | $\sim$     | $\sim$        | $\sim$        | F43U           | F'420       |              | F'40C   |
| P4CR     |          | (RMW                | $\langle \rangle$ |            |               |               |                | V           | v            |         |
|          | CONTROL  | prohibited)         |                   | $\vdash$   | $\vdash$      | $\vdash$      | 0              | 0           | 0            | 0       |
|          |          |                     |                   |            |               |               |                | 0: Input    | 1: Output    |         |
|          |          |                     |                   |            |               |               | P43F           | P42F        | P41F         | P40F    |
|          | Dort 4   | 0FH                 |                   |            |               |               |                | V           | V            |         |
| P4FC     | Port 4   | (RMW                |                   |            | $\sim$        | $\sim$        | 0              | 0           | 0            | 0       |
|          | runction | prohibited)         |                   |            |               |               | 0: Port        | 0: Port     | 0: Port      | 0: Port |
|          |          |                     |                   |            |               |               | 1. 0.53        | 1. 0.82     | 1. 0.51      | 1. 0.0  |
|          |          |                     |                   | Deeco      | Deco          | D0.40         | 000            | D000        | D040         |         |
|          |          | 14H                 | $\langle \rangle$ | P66C       | P65C          | P64C          | P63C           | P62C        | P61C         | P60C    |
| P6CR     | Port 6   | (RMW                |                   | W          |               |               |                |             |              |         |
|          | CONTROL  | prohibited)         |                   | 0          | 0             | 0             | 0              | 0           | 0            | 0       |
|          |          |                     |                   |            |               | 0:            | Input 1: Out   | put         |              |         |
|          |          |                     |                   |            |               | P64F          | P63F           | P62F        | P61F         | P60F    |
|          |          | 4511                |                   |            |               | W             |                |             |              |         |
| Deco     | Port 6   | 15H                 | $\sim$            | $\sim$     | $\sim$        | 0             | 0              | 0           | 0            | 0       |
| FOFC     | function | (KMW<br>probibited) |                   |            |               | 0: Port       | 0: Port        | 0: Port     | 0: Port      | 0: Port |
|          |          | promoned)           |                   |            |               | 1: SCOUT      | 1: INT0        | 1: SCI 0    | 1:SDA0/      | 1: SCK0 |
|          |          |                     |                   |            |               |               |                |             | SOO          |         |

Note: Writing 0 to the P3.P30 bit and 1 to the P3FC.P30F bit causes the P30 to be driven low also when on-chip address space is accessed.

|          | mpaaoa            | tiput port             |              |              |                     |                    |              |              |                     |                     |
|----------|-------------------|------------------------|--------------|--------------|---------------------|--------------------|--------------|--------------|---------------------|---------------------|
| Mnemonic | Name              | Address                | 7            | 6            | 5                   | 4                  | 3            | 2            | 1                   | 0                   |
|          |                   |                        | /            | /            | P75C                | P74C               | P73C         | P72C         | P71C                | P70C                |
|          | Port 7            | 16H                    | $\backslash$ | $\backslash$ |                     |                    | ۱            | N            |                     |                     |
| P7CR     | control           | (RMW                   | $\backslash$ | $\backslash$ | 0                   | 0                  | 0            | 0            | 0                   | 0                   |
|          |                   | prohibited)            | /            | /            | _                   | -                  | 0. Input     | 1. Output    | -                   | -                   |
|          |                   |                        |              |              |                     |                    |              |              |                     |                     |
|          |                   | 4711                   |              |              |                     |                    |              | P72F         | P/IF                |                     |
| DZEC     | Port 7            |                        |              |              |                     |                    |              | \<br>        | v                   |                     |
| FIFC     | function          | (RIVIVV<br>prohibited) |              |              |                     |                    |              | 0            | 0                   |                     |
|          |                   | promoted)              |              |              |                     |                    |              | 0: Port      | 0: Port             |                     |
|          |                   |                        | D070         | Daco         | DOCO                | D0.4C              | DOOC         | 1: TA3001    | 1: TA1001           | DOOC                |
|          | <b>D</b> / 0      | 1AH                    | P87C         | P86C         | P85C                | P84C               | P83C         | P82C         | P81C                | P80C                |
| P8CR     | Port 8            | (RMW                   |              | 0            | 0                   | 0                  | vv o         | 0            | 0                   | 0                   |
|          | CONTION           | prohibited)            | 0            | 0            | 0                   | 0                  | 0            | 0            | 0                   | 0                   |
|          |                   |                        | 5            | Deel         | 5455                | 0: Input           | 1: Output    | 5005         | 5015                | 2005                |
|          |                   |                        | P87F         | P86F         | P85F                | P84F               | P83F         | P82F         | P81F                | P80F                |
|          | Devit 0           | 1BH                    |              |              | 0                   |                    | W o          |              | <u>^</u>            | 0                   |
| P8FC     | FOIL 8            | (RMW                   | 0            | 0            | 0                   | 0                  | 0            | 0            | 0                   | 0                   |
|          | Turiotion         | prohibited)            | 0: Port      | 0: Port      | 0: Port             | 0: Port            | 0: Port      | 0: Port      | 0: Port             | 0: Port             |
|          |                   |                        | 1: IB1001    | 1: IB1001    | 1: IN 18/<br>TR1IN1 | 1: IN17/<br>TR1INO | 1: IB00011   | 1: 1800010   | 1: IN 16/<br>TROIN1 | 1: IN 15/<br>TROINO |
|          |                   |                        |              | POSC         | P05C                |                    | P02C         | P02C         | P01C                | POOC                |
|          | Dort 0            | 1CH                    |              | F90C         | F90C                | F940               | F93C         | F920         | Faic                | F90C                |
| P9CR     | control           | (RMW                   |              | 0            | 0                   | 0                  | 0            | 0            | 0                   | 0                   |
|          | control (RMM)     | prohibited)            |              | 0            | Ŭ                   | 0.                 | Innut 1: Out |              | 0                   | Ŭ                   |
|          |                   |                        |              |              | DOFE                | 0.                 |              |              | D01E                | DOOE                |
|          |                   |                        |              |              | F90F                |                    | FBOL         | F92F         | N F9IF              | F90F                |
|          | Port 9            | 1DH                    |              |              | 0                   |                    | 0            | 0            | 0                   | 0                   |
| P9FC     | function          | (RMW                   |              |              | U<br>O: Dort        |                    | U Dort       | U<br>O: Dort | 0. Dort             |                     |
|          |                   | prohibited)            |              |              | 1. SCI K            |                    |              | 1. SCI 1     | 0. POIL<br>1. SDA1/ | 0. POIL<br>1. SCK1  |
|          |                   |                        |              |              | 1. OOLN             |                    | 1. 170       | 1. SOL1      | SO1                 | 1. 5001             |
|          |                   |                        | PA7C         | PA6C         | PA5C                | PA4C               | PA3C         | PA2C         | PA1C                | PA0C                |
|          | Port A            | 20H                    |              |              |                     | 1110               | W            |              |                     |                     |
| PACR     | control           | (RMW                   | 0            | 0            | 0                   | 0                  | 0            | 0            | 0                   | 0                   |
|          |                   | prohibited)            |              | -            |                     | 0: Input           | 1: Output    |              |                     | -                   |
|          |                   |                        | /            |              |                     |                    | PA3F         | PA2F         | PA1F                | PA0F                |
| 5.50     | Port A            | 21H                    | $\vee$       | $\vee$       | $\sim$              | $\sim$             |              | <u> </u>     | N                   |                     |
| PAFC     | function          | (RMW                   |              |              | $\backslash$        | $\sim$             | 0            | 0            | 0                   | 0                   |
|          |                   | pronibited)            |              |              |                     |                    |              | INT1 to INT4 | input enabl         | е                   |
|          |                   |                        | /            | /            | PUP92               | PUP91              | PUP62        | PUP61        | ·                   |                     |
|          | Dullar            |                        | /            | /            |                     | R/                 | Ŵ            |              | /                   |                     |
| PUP      | Puil-Up<br>enable | 2EH                    | $\sim$       | $\sim$       | 1                   | 1                  | 1            | 1            | $\sim$              |                     |
|          | Chable            |                        |              |              | 0: Disable          | 0: Disable         | 0: Disable   | 0: Disable   |                     |                     |
|          |                   |                        |              |              | 1: Enable           | 1: Enable          | 1: Enable    | 1: Enable    |                     |                     |
|          | Sorial            |                        |              |              | ODE92               | ODE91              | ODE62        | ODE61        | ODE93               |                     |
| ODF      | open-drain        | 2FH                    |              |              |                     |                    | R/W          |              |                     |                     |
|          | enable            |                        |              |              | 0                   | 0                  | 0            | 0            | 0                   |                     |
|          |                   |                        |              |              | 1: P92ODE           | 1: P910DE          | 1: P62ODE    | 1: P610DE    | 1: P93ODE           |                     |

Input/output port control (2/2)

Note 1: External interrupt INT0

The P6FC.P63F bit enables input. The IIMC.I0LE and IIMC.I0EDGE bits control the interrupt sensitivity (High level, low level, rising edge or falling edge).

- Note 2: External interrupts INT1 to INT4 The PAFC.PA3F to PAFC.PA0F bits enable input. The IIMC.I4EDGE to IIMC.I1EDGE bits control the edge polarity (Rising or falling).
- Note 3: External interrupts INT5 to INT8 The P85F, P84F, P81F, and P80F bits of the P8FC enable input. The TB0MOD and TB1MOD registers (TMRB registers) control the edge polarity.

|          |          |         | _         |          | _             |        |           |        |               |        |
|----------|----------|---------|-----------|----------|---------------|--------|-----------|--------|---------------|--------|
| Mnemonic | Name     | Address | 7         | 6        | 5             | 4      | 3         | 2      | 1             | 0      |
|          |          |         |           | INT      | AD            | [      |           | IN     | Т0            |        |
|          | INTO &   |         | IADC      | IADM2    | IADM1         | IADM0  | IOC       | 10M2   | I0M1          | IOMO   |
| INTE0AD  | INTAD    | 90H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INTAD  | Inter    | rupt priority | level  | 1: INT0   | Inter  | rupt priority | level  |
|          |          |         |           | IN       | T2            |        |           | IN     | T1            |        |
|          | INT1 &   |         | I2C       | I2M2     | I2M1          | I2M0   | I1C       | I1M2   | I1M1          | I1M0   |
| INTE12   | INT2     | 91H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INT2   | Inter    | rupt priority | level  | 1: INT1   | Inter  | rupt priority | level  |
|          |          |         |           | IN       | T4            |        |           | IN     | Т3            |        |
|          | INT3 &   |         | I4C       | I4M2     | I4M1          | I4M0   | I3C       | I3M2   | I3M1          | I3M0   |
| INTE34   | INT4     | 92H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INT4   | Inter    | rupt priority | level  | 1: INT3   | Inter  | rupt priority | level  |
|          |          |         |           | IN       | T6            |        |           | IN     | T5            |        |
|          | INT5 &   |         | I6C       | I6M2     | I6M1          | 16M0   | I5C       | I5M2   | I5M1          | I5M0   |
| INTE56   | INT6     | 93H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INT6   | Inter    | rupt priority | level  | 1: INT5   | Inter  | rupt priority | level  |
|          |          |         |           | IN.      | Т8            |        |           | IN     | T7            |        |
|          | INT7 &   |         | I8C       | 18M2     | I8M1          | 18M0   | I7C       | 17M2   | I7M1          | 17M0   |
| INTE78   | INT8     | 94H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INT8   | Inter    | rupt priority | level  | 1: INT7   | Inter  | rupt priority | level  |
|          |          |         |           | INTTA1 ( | (TMRA1)       |        |           | INTTA0 | (TMRA0)       |        |
|          | INTTA0 & |         | ITA1C     | ITA1M2   | ITA1M1        | ITA1M0 | ITA0C     | ITA0M2 | ITA0M1        | ITA0M0 |
| INTETA01 | INTTA1   | 95H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INTTA1 | Inter    | rupt priority | level  | 1: INTTA0 | Inter  | rupt priority | level  |
|          |          |         |           | INTTA3 ( | (TMRA5)       |        |           | INTTA2 | (TMRA4)       |        |
|          | INTTA2 & |         | ITA3C     | ITA3M2   | ITA3M1        | ITA3M0 | ITA2C     | ITA2M2 | ITA2M1        | ITA2M0 |
| INTETA23 | INTTA3   | 96H     | R         |          | R/W           |        | R         |        | R/W           |        |
|          | enable   |         | 0         | 0        | 0             | 0      | 0         | 0      | 0             | 0      |
|          |          |         | 1: INTTA3 | Inter    | rupt priority | level  | 1: INTTA2 | Inter  | rupt priority | level  |

(3) Interrupt control (1/3)

| Mnemonic  | Name            | Address | 7           | 6         | 5             | 4       | 3           | 2         | 1              | 0       |
|-----------|-----------------|---------|-------------|-----------|---------------|---------|-------------|-----------|----------------|---------|
|           |                 |         |             | INTTB01   | (TMRB0)       |         |             | INTTB00   | (TMRB0)        |         |
|           | INTTB00         |         | ITB01C      | ITB01M2   | ITB01M1       | ITB01M0 | ITB00C      | ITB00M2   | ITB00M1        | ITB00M0 |
| INTETB0   | &<br>INTTB01    | 99H     | R           |           | R/W           |         | R           |           | R/W            |         |
|           | enable          |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           |                 |         | 1: INTTB01  | Inter     | rupt priority | level   | 1: INTTB00  | Inte      | rrupt priority | level   |
|           |                 |         |             | INTTB11   | (TMRB1)       |         |             | INTTB10   | (TMRB1)        |         |
|           | INTIB10         |         | ITB11C      | ITB11M2   | ITB11M1       | ITB11M0 | ITB10C      | ITB10M2   | ITB10M1        | ITB10M0 |
| INTETB1   | INTTB11         | 9AH     | R           |           | R/W           |         | R           |           | R/W            |         |
|           | enable          |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           |                 |         | 1: INTTB11  | Inter     | rupt priority | level   | 1: INTTB10  | Inte      | rrupt priority | level   |
|           | INTTBOF0        |         | INT         | TBOF1 (TN | IRB1 overflo  | w)      | INT         | TBOF0 (TN | IRB0 overflo   | w)      |
|           | &               |         | ITF1C       | ITF1M2    | ITF1M1        | ITF1M0  | ITF0C       | ITF0M2    | ITF0M1         | ITF0M0  |
| INTETB01V | INTTBOF1        | 9BH     | R           |           | R/W           |         | R           |           | R/W            |         |
|           | enable          |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           | (Overflow)      |         | 1: INTTBOF1 | Inter     | rupt priority | level   | 1: INTTBOF0 | Inte      | rrupt priority | level   |
|           |                 |         |             | $ \ge $   |               |         |             | INTE      | BCD            |         |
|           | INTBCD          |         |             | $\sim$    |               |         | IBCDC       | IBCDM2    | IBCDM1         | IBCDM0  |
| INTEBCD   | enable          | 9CH     |             | $\sim$    |               |         | R           |           | R/W            |         |
| enable    |                 | /       |             | /         |               | 0       | 0           | 0         | 0              |         |
|           |                 |         |             |           |               |         | 1: INTBCD   | Inte      | rrupt priority | level   |
|           |                 |         |             | INT       | ТХ            |         |             | INT       | RX             |         |
|           | INTTRX          |         | ITX1C       | ITX1M2    | ITX1M1        | ITX1M0  | IRX1C       | IRX1M2    | IRX1M1         | IRX1M0  |
| INTES1    | & INTTX         | 9DH     | R           |           | R/W           |         | R           |           | R/W            |         |
|           | enable          |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           |                 |         | 1: INTTX0   | Inter     | rupt priority | level   | 1: INTRX0   | Inte      | rrupt priority | level   |
|           |                 |         |             | INTS      | SBI1          |         |             | INTS      | SBI0           |         |
|           | 11N I SDIU<br>& |         | IS1C        | IS1M2     | IS1M1         | IS1M0   | IS0C        | IS0M2     | IS0M1          | IS0M0   |
| INTES2    | INTSBI1         | 9EH     | R           |           | R/W           |         | R           |           | R/W            |         |
|           | enable          |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           |                 |         | 1: INTSBI1  | Inter     | rupt priority | level   | 1: INTSBI0  | Inte      | rrupt priority | level   |
|           | INITTOOR        |         |             | INT       | TC1           |         |             | INT       | TC0            |         |
| INTETC01  | INTTC1          | AOH     | ITC1C       | ITC1M2    | ITC1M1        | ITC1M0  | ITC0C       | ITC0M2    | ITC0M1         | ITC0M0  |
|           | enable          | ,       | R           |           | R/W           |         | R           |           | R/W            |         |
|           |                 |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |
|           | INITTO28        |         |             | INT       | ТСЗ           |         |             | INT       | TC2            |         |
| INTETC23  | INTTC3          | A1H     | ITC3C       | ITC3M2    | ITC3M1        | ITC3M0  | ITC2C       | ITC2M2    | ITC2M1         | ITC2M0  |
|           | enable          |         | R           |           | R/W           |         | R           |           | R/W            |         |
|           |                 |         | 0           | 0         | 0             | 0       | 0           | 0         | 0              | 0       |

Interrupt control (2/3)

| Mnemonic | Name      | Address     | 7          | 6          | 5            | 4            | 3            | 2             | 1                      | 0         |
|----------|-----------|-------------|------------|------------|--------------|--------------|--------------|---------------|------------------------|-----------|
|          |           |             |            | /          | DMA0V5       | DMA0V4       | DMA0V3       | DMA0V2        | DMA0V1                 | DMA0V0    |
| DMAOV    | DMA 0     | 2011        | $\sim$     | /          |              |              | R/\          | N             |                        |           |
| DIVIAUV  | vector    | δUH         | $\sim$     |            | 0            | 0            | 0            | 0             | 0                      | 0         |
|          | voole.    |             |            | -          |              |              | DMA0 star    | tup vector    |                        |           |
|          |           |             |            | /          | DMA1V5       | DMA1V4       | DMA1V3       | DMA1V2        | DMA1V1                 | DMA1V0    |
|          | DMA 1     | 01          | $\sim$     | /          |              |              | R/\          | N             |                        |           |
| DIVIATV  | vector    | ÖІП         |            |            | 0            | 0            | 0            | 0             | 0                      | 0         |
|          |           |             |            |            |              |              | DMA1 star    | tup vector    |                        |           |
|          |           |             |            |            | DMA2V5       | DMA2V4       | DMA2V3       | DMA2V2        | DMA2V1                 | DMA2V0    |
|          | DMA 2     | 82H         | $\square$  |            |              |              | R/\          | N             |                        |           |
|          | vector    | 0211        |            |            | 0            | 0            | 0            | 0             | 0                      | 0         |
|          |           |             |            |            |              |              | DMA2 star    | tup vector    |                        |           |
|          |           |             |            |            | DMA3V5       | DMA3V4       | DMA3V3       | DMA3V2        | DMA3V1                 | DMA3V0    |
|          | DMA 3     | 93H         |            |            | _            |              | R/\          | N             |                        |           |
| DIVIAGV  | vector    | 0311        |            |            | 0            | 0            | 0            | 0             | 0                      | 0         |
|          |           |             |            |            |              |              | DMA3 star    | tup vector    |                        |           |
|          |           | 88H         |            |            | CLRV5        | CLRV4        | CLRV3        | CLRV2         | CLRV1                  | CLRV0     |
|          | Interrupt |             |            |            |              |              | W            | 1             |                        |           |
|          | control   | (RMW        |            |            | 0            | 0            | 0            | 0             | 0                      | 0         |
|          |           | prohibited) |            |            | V            | Vrite the DM | A startup ve | ctor to clear | an interrupt.          |           |
|          | DMA       |             |            |            |              |              | DMAR3        | DMAR2         | DMAR1                  | DMAR0     |
|          | software  | 80H         |            |            |              |              | R/W          | R/W           | R/W                    | R/W       |
|          | request   | 0311        |            |            |              |              | 0            | 0             | 0                      | 0         |
|          | register  |             |            |            |              |              |              | 1: DMA so     | ft request             |           |
|          | DMA       |             | $\square$  |            | $\backslash$ | $\backslash$ | DMAB3        | DMAB2         | DMAB1                  | DMAB0     |
|          | burst     | 84H         |            |            |              |              | R/W          | R/W           | R/W                    | R/W       |
|          | request   | 0/11        |            |            |              |              | 0            | 0             | 0                      | 0         |
|          | register  |             |            |            |              |              |              | 1: DMA bur    | st request             |           |
|          |           |             | _          | I4EDGE     | I3EDGE       | I2EDGE       | I1EDGE       | <b>IOEDGE</b> | IOLE                   | NMIREE    |
|          |           |             | W          | W          | W            | W            | W            | W             | W                      | W         |
|          | Interrunt | 8CH         | 0          | 0          | 0            | 0            | 0            | 0             | 0                      | 0         |
|          | input     |             | Must be    | INT4 edge  | INT3 edge    | INT2 edge    | INT1 edge    | INT0 edge     | INT0                   | 1: Also   |
| IIIVIC   | mode      | (RMW        | written as | polarity   | polarity     | polarity     | polarity     | polarity      | sensitivity            | triggered |
|          | control   | prohibited) | 0.         | 0: Rising  | 0: Rising    | 0: Rising    | 0: Rising    | 0: Rising     | 0: Edge-               | rising    |
|          |           |             |            | 1: Falling | 1: Falling   | 1: Falling   | 1: Falling   | 1: Falling    | triggered              | edge      |
|          |           |             |            |            |              |              |              |               | 1: Level-<br>sensitive |           |

Interrupt control (3/3)

<sup>(4)</sup> Chip select/wait controller (1/2)

| Mnemonic | Name               | Address     | 7          | 6        | 5          | 4            | 3             | 2           | 1                               | 0        |
|----------|--------------------|-------------|------------|----------|------------|--------------|---------------|-------------|---------------------------------|----------|
|          |                    |             | B0E        |          | B0OM1      | B0OM0        | B0BUS         | B0W2        | B0W1                            | B0W0     |
|          |                    | 0.011       | W          |          | W          | W            | W             | W           | W                               | W        |
|          | Block 0            | СОН         | 0          | $\sim$   | 0          | 0            | 0             | 0           | 0                               | 0        |
| B0CS     | control            | (RMW        | 0: Disable |          | 00: ROM/S  | RAM          | Data bus      | 000: 2 wait | states 1xx:                     | Reserved |
|          | register           | prohibited) | 1: Enable  |          | 01: Reserv | ed           | width         | 001: 1 wait | state                           |          |
|          |                    |             |            |          | 10: Reserv | ed           | 0: 16 bits    | 010: (1 + N | ) wait states                   |          |
|          |                    |             |            | ~        | 11: Reserv | ed           | 1:8 bits      | 011: 0 wait | states                          |          |
|          |                    |             | B1E        |          | B1OM1      | B1OM0        | B1BUS         | B1W2        | B1W1                            | B1W0     |
|          | Diask 1            | C1H         | W          |          | W          | W            | W             | W           | W                               | W        |
|          | CS/WAIT            | UIII        | 0          |          | 0          | 0            | 0             | 0           | 0                               | 0        |
| B1CS     | control            | (RMW        | 0: Disable |          | 00: ROM/S  | RAM          | Data bus      | 000: 2 wait | states 1xx:                     | Reserved |
|          | register           | prohibited) | 1: Enable  |          | 01: Reserv | ed           | width         | 001: 1 wait | state                           |          |
|          |                    |             |            |          | 10: Reserv | ed           | 0: 16 bits    | 010: (1 + N | ) wait states                   |          |
|          |                    |             |            |          | 11: Reserv | ed           | 1. 6 DIIS     | 011: 0 wait | states                          |          |
|          |                    |             | B2E        | B2M      | B2OM1      | B2OM0        | B2BUS         | B2W2        | B2W1                            | B2W0     |
|          |                    | COL         | W          | W        | W          | W            | W             | W           | W                               | W        |
|          | Block 2            | 62n         | 1          | 0        | 0          | 0            | 0             | 0           | 0                               | 0        |
| B2CS     | control            | (RMW        | 0: Disable | 0: Whole | 00: ROM/S  | RAM          | Data bus      | 000: 2 wai  | t states 1xx:                   | Reserved |
|          | register           | prohibited) | 1: Enable  | 16-Mbyt  | 01: Reserv | ed           | Width         | 001: 1 wai  | t state                         |          |
|          |                    |             |            | 1: CS    | 10: Reserv | ed           | 0. 10 DIIS    | 010: (1 + N | <ul> <li>wait states</li> </ul> | 6        |
|          |                    |             |            | space    | 11: Reserv | ed           | 1. 0 013      | 011: 0 wai  | t states                        |          |
|          |                    |             | B3E        |          | B3OM1      | B3OM0        | B3BUS         | B3W2        | B3W1                            | B3W0     |
|          |                    | C2LI        | W          |          | W          | W            | W             | W           | W                               | W        |
|          | BIOCK 3<br>CS/WAIT | 0311        | 0          |          | 0          | 0            | 0             | 0           | 0                               | 0        |
| B3CS     | control            | (RMW        | 0: Disable |          | 00: ROM/S  | RAM          | Data bus      | 000: 2 wait | states 1xx:                     | Reserved |
|          | register           | prohibited) | 1: Enable  |          | 01: Reserv | ed           | width         | 001: 1 wait | state                           |          |
|          |                    |             |            |          | 10: Reserv | ed           | 0: 16 bits    | 010: (1 + N | ) wait states                   |          |
|          |                    |             |            |          | 11: Reserv | ed           | 1: 8 DIts     | 011: 0 wait | states                          |          |
|          |                    |             |            |          |            |              | BEXBUS        | BEXW2       | BEXW1                           | BEXW0    |
|          | External           | C7H         |            |          |            |              | W             | W           | W                               | W        |
| PEVOS    | CS/WAIT            |             |            |          |            |              | 0             | 0           | 0                               | 0        |
| DEACS    | control            | (RMW        |            |          |            |              | Data bus      | 000: 2 wait | states 1xx:                     | Reserved |
|          | register           | prohibited) |            |          |            |              | width         | 001: 1 wait | state                           |          |
|          |                    |             |            |          |            |              | 0. 10 DIIS    | 010: (1 + N | ) wait states                   |          |
|          |                    |             | 000        | 600      | 004        | 000          | 0.10          | 011. 0 Wall |                                 | 646      |
|          | Memory             |             | 323        | 322      | 321        | 320          | 519           | 310         | 51/                             | 510      |
| MSAR0    | start<br>address   | C8H         |            |          |            | R/           | vv            | 4           |                                 |          |
|          | register 0         |             | 1          | 1        | 1          | 1            | 1             | 1           | 1                               | 1        |
|          |                    |             | 1/00       |          | Set A      | 23 to A16 of | the start ad  | aress       |                                 |          |
|          | Memory             |             | V20        | V19      | V18        | V17          | V16           | V15         | V14 to V9                       | V8       |
| MAMR0    | address            | C9H         |            |          |            | R/           | W             |             |                                 |          |
|          | register 0         |             | 1          | 1        | 1          | 1            | 1             | 1           | 1                               | 1        |
|          | Ŭ                  |             |            |          | CS0 s      | bace size 0: | Bit to be con | npared      |                                 |          |
|          | Memory             |             | S23        | S22      | S21        | S20          | S19           | S18         | S17                             | S16      |
| MSAR1    | start              | САН         |            |          |            | R/           | W             |             |                                 |          |
|          | address            | -           | 1          | 1        | 1          | 1            | 1             | 1           | 1                               | 1        |
|          |                    |             |            |          | Set A      | 23 to A16 of | the start ad  | dress       |                                 |          |
|          | Memory             |             | V21        | V20      | V19        | V18          | V17           | V16         | V15 to V9                       | V8       |
|          | address            | CPU         |            |          |            | R/           | W             |             |                                 |          |
|          | mask               | СБП         | 1          | 1        | 1          | 1            | 1             | 1           | 1                               |          |
|          | register 1         |             |            |          | CS1 s      | bace size 0: | Bit to be con | npared      |                                 |          |

| Mnemonic  | Name              | Address | 7 6 5 4 3 2 1 0 |     |        |               |               |        |     |     |
|-----------|-------------------|---------|-----------------|-----|--------|---------------|---------------|--------|-----|-----|
|           | Memory            |         | S23             | S22 | S21    | S20           | S19           | S18    | S17 | S16 |
| MCADO     | start             | 0011    |                 |     |        | R/\           | N             |        |     |     |
| MSARZ     | address           | CCH     | 1               | 1   | 1      | 1             | 1             | 1      | 1   | 1   |
|           | register 2        |         |                 |     | Set A  | 23 to A16 of  | the start add | dress  |     |     |
|           | Memory            |         | V22             | V21 | V20    | V19           | V18           | V17    | V16 | V15 |
|           | address           |         |                 | _   | _      | R/\           | N             | _      |     |     |
| IVIAIVIRZ | mask              | CDH     | 1               | 1   | 1      | 1             | 1             | 1      | 1   | 1   |
|           | register 2        |         |                 |     | CS2 sp | ace size 0: l | Bit to be con | npared |     |     |
|           | Memory            |         | S23             | S22 | S21    | S20           | S19           | S18    | S17 | S16 |
| Mendo     | start             |         |                 |     |        | R/\           | N             |        |     |     |
| NISARS    | address           | CER     | 1               | 1   | 1      | 1             | 1             | 1      | 1   | 1   |
|           | register 3        |         |                 |     | Set A  | 23 to A16 of  | the start add | dress  |     |     |
|           | Memory            |         | V22             | V21 | V20    | V19           | V18           | V17    | V16 | V15 |
|           | Memory<br>address |         |                 |     |        | R/\           | N             |        |     |     |
| MANKS     | mask              | Сгп     | 1               | 1   | 1      | 1             | 1             | 1      | 1   | 1   |
|           | register 3        |         |                 |     | CS3 sp | bace size 0:  | Bit to be co  | mpared |     |     |

Chip select/wait controller (2/2)

(5) Clock control

| Mnemonic | Name                                     | Address | 7                                               | 6                                                     | 5                                                                                                                                          | 4                                                        | 3                                                       | 2                                                                                              | 1                                                                                           | 0                                           |
|----------|------------------------------------------|---------|-------------------------------------------------|-------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|---------------------------------------------------------|------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|---------------------------------------------|
|          |                                          |         | I                                               | l                                                     | -                                                                                                                                          | -                                                        | -                                                       | -                                                                                              | PRCK1                                                                                       | PRCK0                                       |
|          |                                          |         |                                                 |                                                       | W                                                                                                                                          |                                                          |                                                         |                                                                                                | R/W                                                                                         |                                             |
|          | System                                   |         | 1                                               | 0                                                     | 1                                                                                                                                          | 0                                                        | 0                                                       | 0                                                                                              | 0                                                                                           | 0                                           |
| SYSCR0   | clock<br>control<br>register 0           | E0H     | Must be<br>written<br>as "1".                   | Must be<br>written<br>as "0".                         | Must be<br>written<br>as "1".                                                                                                              | Must be<br>written<br>as "0".                            | Must be<br>written<br>as "0".                           | Must be<br>written as<br>"0".                                                                  | Prescaler clo<br>00: fFPH<br>01: Reserve<br>10: fc/16<br>11: Reserve                        | ick select<br>id<br>id                      |
|          |                                          |         |                                                 |                                                       |                                                                                                                                            |                                                          | -                                                       | GEAR2                                                                                          | GEAR1                                                                                       | GEAR0                                       |
|          |                                          |         |                                                 |                                                       |                                                                                                                                            |                                                          | W                                                       |                                                                                                | R/W                                                                                         |                                             |
|          |                                          |         |                                                 |                                                       |                                                                                                                                            |                                                          | 0                                                       | 1                                                                                              | 0                                                                                           | 0                                           |
| SYSCR1   | System<br>clock<br>control<br>register 1 | E1H     |                                                 |                                                       |                                                                                                                                            |                                                          | Must be<br>written as<br>"0".                           | High-speed<br>000: High-<br>001: High-<br>010: High-<br>011: High-<br>100: High-<br>Others: Re | d clock gear<br>speed clock<br>speed clock/<br>speed clock/<br>speed clock/<br>speed clock/ | select<br>/2<br>/4<br>/8<br>/16             |
|          |                                          |         |                                                 | SCOSEL                                                | WUPTM1                                                                                                                                     | WUPTM0                                                   | HALTM1                                                  | HALTM0                                                                                         |                                                                                             | DRVE                                        |
|          |                                          |         | /                                               | R/W                                                   | R/W                                                                                                                                        | R/W                                                      | R/W                                                     | R/W                                                                                            | /                                                                                           | R/W                                         |
|          |                                          |         |                                                 | 0                                                     | 1                                                                                                                                          | 0                                                        | 1                                                       | 1                                                                                              |                                                                                             | 0                                           |
| SYSCR2   | System<br>clock<br>control<br>register 2 | E2H     |                                                 | SCOUT<br>出力<br>0: Low<br>level<br>1: f <sub>FPH</sub> | Oscillator v<br>time<br>00: Reserv<br>01: 2 <sup>8</sup> /inpu<br>10: 2 <sup>14</sup> /inp<br>freque<br>11: 2 <sup>16</sup> /inp<br>freque | warm-up<br>ved<br>tt frequency<br>ut<br>ncy<br>ut<br>ncy | 00: Reserve<br>01: STOP r<br>10: IDLE1 r<br>11: IDLE2 r | ed<br>node<br>node<br>node                                                                     |                                                                                             | 1: Pins are<br>driven<br>in<br>STOP<br>mode |
|          |                                          |         | PROTECT                                         | _                                                     | -                                                                                                                                          | _                                                        | ALEEN                                                   | EXTIN                                                                                          | -                                                                                           | -                                           |
|          |                                          |         | R                                               | R/W                                                   | R/W                                                                                                                                        | R/W                                                      | R/W                                                     | R/W                                                                                            | R/W                                                                                         | R/W                                         |
|          | EMC                                      |         | 0                                               | 0                                                     | 1                                                                                                                                          | 0                                                        | 0                                                       | 0                                                                                              | 1                                                                                           | 1                                           |
| EMCCR0   | control<br>register 0                    | E3H     | Protection<br>flag<br>0: Disabled<br>1: Enabled | Must be<br>written as<br>"0".                         | Must be<br>written as<br>"1".                                                                                                              | Must be<br>written as<br>"0".                            | 1: ALE<br>output<br>enabled                             | 1: External<br>clock<br>used as<br>fc                                                          | Must be<br>written as<br>"1".                                                               | Must be<br>written as<br>"1".               |
| EMCCR1   | EMC<br>control<br>register 1             | E4H     |                                                 |                                                       | On wri                                                                                                                                     | tes: 1FH: Pr<br>Other th<br>1FH: Pr                      | otection disa<br>an<br>otection enal                    | abled                                                                                          |                                                                                             |                                             |

Note: Enabling protection using the EMCCR1 register prevents writes to the following SFRs:

- Chip select/wait controller B0CS, B1CS, B2CS, B3CS, BEXCS, MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3
- 2. Clock gear (Only the EMCCR1 can be written.) SYSCR0, SYSCR1, SYSCR2, EMCCR0

### (6) 8-bit timer control

(6–1) TMRA01

| Mnemonic | Name        | Address     | 7              | 6           | 5                  | 4     | 3          | 2           | 1            | 0         |
|----------|-------------|-------------|----------------|-------------|--------------------|-------|------------|-------------|--------------|-----------|
|          |             |             | TA0RDE         | /           |                    |       | I2TA01     | TA01PRUN    | TA1RUN       | TAORUN    |
|          |             |             | R/W            |             |                    |       | R/W        | R/W         | R/W          | R/W       |
|          | 8-bit timer |             | 0              |             |                    | /     | 0          | 0           | 0            | 0         |
| TA01RUN  | RUN         | 100H        | Double         |             |                    |       | IDLE2      | 8-bit timer | run/stop con | trol      |
|          | register    |             | buffering      |             |                    |       | 0: OFF     | 0: Stop a   | and clear    |           |
|          |             |             | 0: Disable     |             |                    |       | 1: ON      | 1: Run (    | count up)    |           |
|          |             |             | 1: Enable      |             |                    |       |            |             |              |           |
|          | 9 hit timor | 102H        |                |             |                    |       | _          |             |              |           |
| TA0REG   | register 0  | (RMW        |                |             |                    | ١     | N          |             |              |           |
|          | 5           | prohibited) |                |             |                    | Unde  | efined     |             |              |           |
|          |             | 103H        |                |             |                    |       | -          |             |              |           |
| TA1REG   | 8-bit timer | (RMW        |                |             |                    | ١     | N          |             |              |           |
|          | i oglotor i | prohibited) |                |             |                    | Unde  | efined     |             |              |           |
|          |             |             | TA01M1         | TA01M0      | PWM01              | PWM00 | TA1CLK1    | TA1CLK0     | TA0CLK1      | TA0CLK0   |
|          |             |             |                |             |                    | R     | /W         |             |              |           |
|          | 8-bit timer |             | 0              | 0           | 0                  | 0     | 0          | 0           | 0            | 0         |
|          | source      | 104H        | Operating m    | node        | PWM peric          | d     | TMRA1 so   | ource clock | TMRA0 sou    | rce clock |
| IN THICE | mode        | 10-111      | 00: 8-bit inte | erval timer | 00: Reserv         | ved   | 00: TA0T   | RG          | 00: TA0IN i  | nput      |
|          | register    |             | 01:16-bit int  | erval timer | 01: 2 <sup>6</sup> |       | 01: φT1    |             | 01:          |           |
|          |             |             | 10: 8-bit PP   | G           | 10: 2 <sup>7</sup> |       | 10:        |             | 10:          |           |
|          |             |             | 11: 8-bit PW   | M           | 11: 2 <sup>8</sup> |       | 11: φT256  | 6           | 11:          |           |
|          |             |             |                | /           |                    | /     | TA1FFC1    | TA1FFC0     | TA1FFIE      | TA1FFIS   |
|          |             |             |                |             |                    |       | R          | /W          | R/           | W         |
|          | 8-bit timer | 105H        |                |             |                    |       | 1          | 1           | 0            | 0         |
| TA1FFCR  | flip-flop   |             |                |             |                    |       | 00: Toggle | es TA1FF    | 1: TA1FF     | TA1FF     |
|          | control     | (RMW        |                |             |                    |       | 01: Sets T | A1FF to 1   | toggle       | toggle    |
|          | 10910101    | pronibited) |                |             |                    |       | 10: Clears | TA1FF to 0  | enable       | trigger   |
|          |             |             |                |             |                    |       | 11: Don't  | care        |              | 0: TMRA0  |
|          |             |             |                |             |                    |       |            |             |              | 1: TMRA1  |

#### (6–2) TMRA23

| Mnemonic      | Name                | Address     | 7                                              | 6            | 5                           | 4      | 3                        | 2                                  | 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0         |
|---------------|---------------------|-------------|------------------------------------------------|--------------|-----------------------------|--------|--------------------------|------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
|               |                     |             | TA2RDE                                         |              | /                           | /      | I2TA23                   | TA23PRUN                           | <b>TA3RUN</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | TA2RUN    |
|               |                     |             | R/W                                            |              |                             |        | R/W                      | R/W                                | R/W                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | R/W       |
|               | 8-bit timer         |             | 0                                              |              |                             |        | 0                        | 0                                  | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0         |
| TA23RUN       | RUN<br>register     | 108H        | Double<br>buffering<br>0: Disable<br>1: Enable |              |                             |        | IDLE2<br>0: OFF<br>1: ON | 8-bit timer<br>0: Stop ;<br>1: Run | run/stop con<br>and clear                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | trol      |
|               | 8 bit timor         | 10AH        |                                                |              |                             | -      | _                        |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
| TA2REG        | register 0          | (RMW        |                                                |              |                             | ٧      | N                        |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
|               | -                   | prohibited) |                                                |              |                             | Unde   | efined                   |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
|               | 8-hit timer         | 10BH        |                                                |              |                             | -      | _                        |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
| <b>TA3REG</b> | register 1          | (RMW        |                                                |              |                             | ٧      | N                        |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
|               |                     | pronibited) |                                                |              | 1                           | Unde   | efined                   |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
|               |                     |             | TA23M1                                         | TA23M0       | PWM21                       | PWM20  | TA3CLK1                  | TA3CLK0                            | 1       0         TA3RUN       TA2RUN         R/W       R/W         0       0         'un/stop control and clear       0         'un/stop control and clear       0         TA2CLK1       TA2CLK0         0       0         TA2CLK1       TA2CLK0         0       0         0       0         0       0         TMRA2 source clock       00         01: \$\$\phiT1\$       TA3FFIE         10: \$\$\phiT4\$       TA3FFIE         TA3FFIE       TA3FFIS         R/W       0       0         11: \$\$T16\$       TA3FFIS         TA3FFIE       TA3FFIS         enable       trigger         0: TMRA       0: TMRA | TA2CLK0   |
|               |                     |             |                                                |              | [                           | R/     | /W                       |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |           |
|               | 8-bit timer         |             | 0                                              | 0            | 0                           | 0      | 0                        | 0                                  | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0         |
| TA23MOD       | clock &             | 10CH        | Operating r                                    | node         | PWM perio                   | d      | TMRA3 sou                | urce clock                         | TMRA2 sou                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | rce clock |
|               | mode                |             | 00: 8-bit int                                  | erval timer  | 00: Reserve                 | ed     | 00: TA2TR                | G                                  | 00: Reserve                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | ed        |
|               | register            |             | 01: 16-bit in                                  | terval timer | 01: 2°                      |        | 01: φI1<br>10: ↓T16      |                                    | 01: ¢11<br>40: ↓ <b>T</b> 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |           |
|               |                     |             | 10: 6-01 PF                                    | VM           | 10. 2<br>11· 2 <sup>8</sup> |        | 10: φ116<br>11: φT256    |                                    | 10: φ14<br>11: <b>Δ</b> Τ16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |           |
|               |                     |             |                                                | <u> </u>     |                             |        | TA3FEC1                  | TA3FFC0                            | TA3FEIE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | TA3FEIS   |
|               |                     |             | $\sim$                                         |              | $\sim$                      | $\sim$ | R                        | /W                                 | R                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | /W        |
|               | 8-bit timer         | 10DH        | $\sim$                                         | /            | $\sim$                      | $\sim$ | 1                        | 1                                  | 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0         |
| TA3FFCR       | flip-flop           |             |                                                |              |                             |        | 00: Toggles              | s TA3FF                            | 1: TA3FF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | TA3FF     |
|               | control<br>register | (RMW        |                                                |              |                             |        | 01: Sets TA              | A3FF to 1                          | toggle                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | toggle    |
|               | register            | pronibited) |                                                |              |                             |        | 10: Clears               | TA3FF to 0                         | enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | trigger   |
|               |                     |             |                                                |              |                             |        | 11: Don't ca             | are                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0: TMRA2  |
|               |                     |             |                                                |              |                             |        |                          |                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 1: TMRA3  |

#### (7) 16-bit timer control (1/2)

(7-1) TMRB0

| Mnemonic  | Name                                                | Address                     | 7                                                                                                   | 6                                                                           | 5                                                         | 4                                                                                                              | 3                                                                                                          | 2                                                                   | 1                                                                                   | 0                          |
|-----------|-----------------------------------------------------|-----------------------------|-----------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|-----------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|-------------------------------------------------------------------------------------|----------------------------|
| Milemonio | Nume                                                | / (001000                   | ,<br>TB0RDE                                                                                         | _                                                                           | <u> </u>                                                  |                                                                                                                | 12TB0                                                                                                      |                                                                     | -                                                                                   | TBORUN                     |
|           |                                                     |                             | R/W                                                                                                 | R/W                                                                         |                                                           |                                                                                                                | R/W                                                                                                        | R/W                                                                 |                                                                                     | R/W                        |
|           | 16-bit                                              |                             | 0                                                                                                   | 0                                                                           |                                                           |                                                                                                                | 0                                                                                                          | 0                                                                   |                                                                                     | 0                          |
| TBORUN    | timer<br>RUN<br>register                            | 180H                        | Double<br>buffering<br>0: Disable                                                                   | Must be<br>written as<br>"0".                                               |                                                           |                                                                                                                | IDLE2<br>0: OFF<br>1: ON                                                                                   | 16-bit timer<br>0: Stop and<br>1: Run                               | run/stop con<br>d clear                                                             | ntrol                      |
|           |                                                     |                             |                                                                                                     |                                                                             |                                                           |                                                                                                                |                                                                                                            |                                                                     |                                                                                     |                            |
|           |                                                     |                             | TB0CT1                                                                                              | TB0ET1                                                                      | TB0CP0I                                                   | TB0CPM1                                                                                                        | TB0CPM0                                                                                                    | TB0CLE                                                              | TB0CLK1                                                                             | TB0CLK0                    |
|           |                                                     |                             | R                                                                                                   | /W                                                                          | W*                                                        |                                                                                                                | i                                                                                                          | R/W                                                                 | i                                                                                   |                            |
|           | 16-bit                                              |                             | 0                                                                                                   | 0                                                                           | 1                                                         | 0                                                                                                              | 0                                                                                                          | 0                                                                   | 0                                                                                   | 0                          |
| TB0MOD    | timer<br>source<br>clock &<br>mode<br>register      | 182H<br>(RMW<br>prohibited) | 1B0FF1 to<br>trigger<br>0: Trigger<br>1: Trigger<br>When<br>latches<br>UC0 value<br>into<br>capture | oggle<br>disabled<br>enabled<br>Upon a<br>match<br>with timer<br>register 1 | U: Soft<br>capture<br>1: Undefined                        | Capture tri(<br>(TB0IN0, Ť<br>00: Disable<br>01: ↑, ↑<br>10: ↑, ↓<br>11: ↑, ↓ (T/                              | ggers<br>BOIN1)<br>d<br>A1OUT)                                                                             | UC0 clear<br>control<br>1: Enable                                   | 1MRB0 inp<br>00: TB0IN0<br>01: φT1<br>10: φT4<br>11: φT16                           | ut clock<br>⊧input         |
|           |                                                     |                             | register 1                                                                                          |                                                                             |                                                           | TROCOTI                                                                                                        |                                                                                                            |                                                                     |                                                                                     | TRAFFACO                   |
|           |                                                     |                             | TBUFF1C1                                                                                            |                                                                             | TBUCTT                                                    | TBUCUTT                                                                                                        |                                                                                                            | TBUEUTT                                                             | 1BUFFUC1                                                                            |                            |
|           |                                                     |                             | 1                                                                                                   | V**                                                                         | 0                                                         | K/                                                                                                             | 0                                                                                                          | 0                                                                   | 0                                                                                   | *                          |
| TB0FFCR   | 16-bit<br>timer<br>flip-flop<br>control<br>register | 183H<br>(RMW<br>prohibited) | 1<br>TB0FF1 cd<br>00: Invert<br>01: Set<br>10: Clear<br>11: Don't c<br>* Always                     | ntrol<br>care<br>read "11".                                                 | When the up<br>counter value<br>is latched into<br>TB0CP1 | 0<br>TB0FF0 tog<br>0: Trigger of<br>1: Trigger of<br>When the up<br>counter value<br>is latched into<br>TB0CP0 | 0<br>ggle trigger<br>disabled<br>enabled<br>When the up<br>counter value<br>reaches the<br>TB0RG1<br>value | U<br>When the up<br>counter value<br>reaches the<br>TB0RG0<br>value | 0<br>TB0FF0 co<br>00: Invert<br>01: Set<br>10: Clear<br>11: Don't ca<br>* Always re | ontrol<br>are<br>ead "11". |
|           | 16-bit                                              | 188H                        |                                                                                                     |                                                                             |                                                           |                                                                                                                |                                                                                                            | Value                                                               |                                                                                     |                            |
| TBORGOL   | timer                                               | (RMW                        |                                                                                                     |                                                                             |                                                           | ١                                                                                                              | N                                                                                                          |                                                                     |                                                                                     |                            |
|           | low                                                 | prohibited)                 |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
| TB0RG0H   | 16-bit<br>timer<br>register 0<br>high               | 189H<br>(RMW<br>prohibited) |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | –<br>N<br>efined                                                                                           |                                                                     |                                                                                     |                            |
|           | 16-bit                                              | 18AH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | -                                                                                                          |                                                                     |                                                                                     |                            |
| TB0RG1L   | register 1                                          | (RMW                        |                                                                                                     |                                                                             |                                                           | N N                                                                                                            | N                                                                                                          |                                                                     |                                                                                     |                            |
|           | low                                                 | prohibited)                 |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
|           | 16-bit                                              | 18BH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | _                                                                                                          |                                                                     |                                                                                     |                            |
| TB0RG1H   | register 1                                          | (RMW                        |                                                                                                     |                                                                             |                                                           | ١                                                                                                              | N                                                                                                          |                                                                     |                                                                                     |                            |
|           | high                                                | prohibited)                 |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
|           | Capture                                             |                             |                                                                                                     |                                                                             |                                                           |                                                                                                                | _                                                                                                          |                                                                     |                                                                                     |                            |
| TB0CP0L   | register 0                                          | 18CH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | R                                                                                                          |                                                                     |                                                                                     |                            |
|           | IOW                                                 |                             |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
|           | Capture                                             |                             |                                                                                                     |                                                                             |                                                           |                                                                                                                | _                                                                                                          |                                                                     |                                                                                     |                            |
| TB0CP0H   | register 0                                          | 18DH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | R                                                                                                          |                                                                     |                                                                                     |                            |
|           | nign                                                |                             |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
|           | Capture                                             |                             |                                                                                                     |                                                                             |                                                           |                                                                                                                | _                                                                                                          |                                                                     |                                                                                     |                            |
| TB0CP1L   | register 1                                          | 18EH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | R                                                                                                          |                                                                     |                                                                                     |                            |
|           | IUW                                                 |                             |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |
|           | Capture                                             |                             |                                                                                                     |                                                                             |                                                           |                                                                                                                |                                                                                                            |                                                                     |                                                                                     |                            |
| TB0CP1H   | register 1                                          | 18FH                        |                                                                                                     |                                                                             |                                                           |                                                                                                                | R                                                                                                          |                                                                     |                                                                                     |                            |
|           | nign                                                |                             |                                                                                                     |                                                                             |                                                           | Unde                                                                                                           | efined                                                                                                     |                                                                     |                                                                                     |                            |

#### 16-bit timer control (2/2)

(7–2) TMRB1

| -        | 1                   |             |              |                   | -               |                  | -               |               | -                   |           |
|----------|---------------------|-------------|--------------|-------------------|-----------------|------------------|-----------------|---------------|---------------------|-----------|
| Mnemonic | Name                | Address     | 7            | 6                 | 5               | 4                | 3               | 2             | 1                   | 0         |
|          |                     |             | TB1RDE       | -                 |                 |                  | I2TB1           | TB1PRUN       |                     | TB1RUN    |
|          | 16 hit              |             | R/W          | R/W               |                 |                  | R/W             | R/W           |                     | R/W       |
| TRADUCT  | timer               | 40011       | 0            | 0                 |                 |                  | 0               | 0             |                     | 0         |
| IB1RUN   | RUN                 | 190H        | Double       | Must be           |                 |                  | IDLE2           | 16-bit time   | r run/stop co       | ntrol     |
|          | register            |             | buffering    | written as        |                 |                  | 0: OFF          | 0: Stop and   | d clear             |           |
|          |                     |             | 0: Disable   | 0.                |                 |                  | 1: ON           | 1: Run        |                     |           |
|          |                     |             | T: Enable    |                   | TRACRO          | TRACENCE         | TRACRICE        | TRACIE        | TRACING             |           |
|          |                     |             | IB1C11       | IB1E11            | TB1CP0I         | TB1CPM1          | TB1CPM0         | TB1CLE        | TB1CLK1             | TB1CLK0   |
|          | 40 64               |             | R/           | VV O              | VV*             | 0                | 0               | R/W           | 0                   | 0         |
|          | timer               |             |              | U<br>nalo troggor | 1<br>0: Soft    | U<br>Conturo tri | 0               |               | U<br>TMDD1 inn      | U         |
| TRAMOR   | source              | 192H        |              | lisabled          | capture         | (TB0IN0, T       | ggers<br>B0IN1) | control       |                     |           |
| TRUMOD   | clock &             | (RMW        | 1: Trigger e | enabled           | 1: Undefined    | 00: Disable      | ed .            | 1: Enable     | 00. TB11N0          | mput      |
|          | mode                | prombiled)  | When         | Upon a            |                 | 01: ↑, ↑         |                 |               | 10: φT4             |           |
|          | register            |             | latches      | match             |                 | 10: ↑, ↓         |                 |               | 11: <b></b> \dd T16 |           |
|          |                     |             | into capture | with timer        |                 | 11: ↑, ↓ (T/     | A1OUT)          |               |                     |           |
|          |                     |             | register 1   | Tegister T        |                 |                  |                 |               |                     |           |
|          |                     |             | TB1FF1C1     | TB1FF1C0          | TB1C1T1         | TB1C0T1          | TB1E1T1         | TB1E0T1       | TB1FF0C1            | TB1FF0C0  |
|          |                     |             | W            | /*                |                 | R/               | W               | r             | W                   | /*        |
|          | 16-bit              |             | 1            | 1                 | 0               | 0                | 0               | 0             | 0                   | 0         |
|          | timer               | 193H        | TB1FF1 co    | ntrol             |                 | TB1FF0 to        | ggle trigger    |               | TB1FF0 co           | ntrol     |
| TB1FFCR  | flip-flop           | (RMW        | 00: Invert   |                   |                 | 0: Trigger of    | lisabled        |               | 00: Invert          |           |
|          | control             | prohibited) | 10: Clear    |                   | When the up     | When the up      | When the up     | When the up   | 10: Clear           |           |
|          | register            |             | 11: Don't ca | are               | counter value   | counter value    | counter value   | counter value | 11: Don't ca        | are       |
|          |                     |             | * Always r   | ead "11".         | is latched into | is latched into  | reaches the     | reaches the   | * Always r          | ead "11". |
|          |                     |             |              |                   | IBICPI          | IBICPU           | 1               | 1             |                     |           |
|          | 16-bit              | 198H        |              |                   |                 | -                | _               |               |                     |           |
| TB1RG0L  | timer<br>register 0 | (RMW        |              |                   |                 | V                | V               |               |                     |           |
|          | low                 | prohibited) |              |                   |                 | Unde             | fined           |               |                     |           |
|          | 16-bit              | 199H        |              |                   |                 | -                | -               |               |                     |           |
| TB1RG0H  | timer<br>register 0 | (RMW        |              |                   |                 | V                | V               |               |                     |           |
|          | high                | prohibited) |              |                   |                 | Unde             | efined          |               |                     |           |
|          | 16-bit              | 19AH        |              |                   |                 | -                | -               |               |                     |           |
| TB1RG1L  | timer<br>register 1 | (RMW        |              |                   |                 | V                | V               |               |                     |           |
|          | low                 | prohibited) |              |                   |                 | Unde             | fined           |               |                     |           |
|          | 16-bit              | 19BH        |              |                   |                 | -                | _               |               |                     |           |
| TB1RG1H  | timer<br>register 1 | (RMW        |              |                   |                 | V                | V               |               |                     |           |
|          | high                | prohibited) |              |                   |                 | Unde             | fined           |               |                     |           |
|          | Capture             |             |              |                   |                 | -                | _               |               |                     |           |
| TB1CP0L  | register 0          | 19CH        |              |                   |                 | F                | २               |               |                     |           |
|          | low                 |             |              |                   |                 | Unde             | efined          |               |                     |           |
|          | Capture             |             |              |                   |                 | -                | _               |               |                     |           |
| TB1CP0H  | register 0          | 19DH        |              |                   |                 | F                | २               |               |                     |           |
|          | high                |             |              |                   |                 | Unde             | efined          |               |                     |           |
|          | Capture             |             |              |                   |                 | -                | _               |               |                     |           |
| TB1CP1L  | register 1          | 19EH        |              |                   |                 | F                | २               |               |                     |           |
|          | low                 |             |              |                   |                 | Unde             | efined          |               |                     |           |
|          | Capture             |             |              |                   |                 | -                | _               |               |                     |           |
| TB1CP1H  | register 1          | 19FH        |              |                   |                 | F                | २               |               |                     |           |
|          | high                |             |              |                   |                 | Unde             | fined           |               |                     |           |
|          |                     |             |              |                   |                 |                  |                 |               |                     |           |

| Magazia    | Nomo      | Addrogo                | 7              | e               | F            | 4            | 2                        | 2                            | 1                             | 0            |
|------------|-----------|------------------------|----------------|-----------------|--------------|--------------|--------------------------|------------------------------|-------------------------------|--------------|
| ivinemonic | Serial    | Address                | /<br>PB7/TB7   | 0<br>RB6/TB6    | D<br>DB5/TB5 | 4<br>RB4/TB4 | ৩<br>PB3/TB3             | Z<br>RB2/TB2                 | I<br>PB1/TB1                  |              |
| SC1DUE     | channel 1 | 208H                   | ND//ID/        | 1100/100        |              | Receive)/    | W (Transmit              | )                            | KDI/TDI                       | ND0/TD0      |
| SCIBUE     | buffer    | (RIVIV)<br>prohibited) |                |                 |              |              | fined                    | /                            |                               |              |
|            | register  | F                      |                |                 |              | Unde         |                          |                              |                               |              |
|            |           |                        | RB8            | EVEN            | PE           | OERR         | PERR                     | FERR                         | SCLKS                         | IOC          |
|            | Serial    |                        | R              | R/              | /W           | R (Clear     | red to "0" wh            | en read)                     | R/                            | Ŵ            |
| SC1CR      | channel 1 | 209H                   | Undefined      | 0               | 0            | 0            | 0                        | 0                            | 0                             | 0            |
|            | register  |                        | Bit8 of a      | Parity type     | 1: Parity    | Err          | or has occui             | rred                         | 0: SCLKT                      | 1: SCLK1     |
|            | Ũ         |                        | character      | 0: Odd          | enable       | Overrun      | Parity                   | Framing                      | 1: SCLK↓                      | input        |
|            |           |                        | TB8            |                 | RYE          | \\\/         | SM1                      | SMO                          | SC1                           | SCO          |
|            |           |                        | TDO            | CIGE            | NAL          | R/           | 30/1<br>/\\/             | 31010                        | 301                           | 300          |
|            |           |                        | 0              | 0               | 0            | 0            | 0                        | 0                            | 0                             | 0            |
|            | Serial    |                        | Bit8 of a      | Hand            | Receive      | Wakeup       | Serial transf            | er mode                      | Serial clock                  | (for UART)   |
| SC1MOD0    | channel 1 | 20AH                   | transmitted    | shake           | control      | function     | 00: I/O inter            | face mode                    | 00: TAOTRO                    | (.o. o)<br>G |
|            | register  |                        | character      | control         | 1: Enables   | 1: Enabled   | 01 <sup>.</sup> 7-bit UA | RT mode                      | 01 <sup>·</sup> Baud ra       | te generator |
|            | register  |                        |                | 1: Enables      | receiver     |              | 10: 8-bit UA             | RT mode                      | 10: Internal                  | fsvs clock   |
|            |           |                        |                | CTS             |              |              | 11: 9-bit UA             | RT mode                      | 11: External clock            |              |
|            |           |                        |                | operation       |              |              |                          |                              | (SCLK in                      | put)         |
|            |           |                        | -              | BR1ADDE         | BR1CK1       | BR1CK0       | BR1S3                    | BR1S2                        | BR1S1                         | BR1S0        |
|            |           |                        |                |                 |              | R/           | Ŵ                        |                              |                               |              |
|            | Baud rate |                        | 0              | 0               | 0            | 0            | 0                        | 0                            | 0                             | 0            |
| BR1CR      | control   | 20BH                   | Must be        | N + (16 – K)/16 | 00:          |              | Settin                   | ng of the divi               | ded frequen                   | cy "N"       |
|            | register  |                        | written as     | function        | 01:          |              |                          | (0 t                         | o F)                          |              |
|            |           |                        | "0 <i>"</i> ". | 1: Enabled      | 10:          |              |                          |                              |                               |              |
|            |           |                        | -              |                 | 11: φT32     |              |                          |                              |                               |              |
|            | Sorial    |                        |                |                 |              |              | BR1K3                    | BR1K2                        | BR1K1                         | BR1K0        |
|            | channel 1 | 20011                  |                |                 |              |              |                          | R/                           | /W                            |              |
| BRIADD     | K setting | 20CH                   |                |                 |              |              | 0                        | 0                            | 0                             | 0            |
|            | register  |                        |                |                 |              |              | (D                       | Sets frequen<br>Divided by N | cy divisor "K<br>+ (16 – K)/1 | ."<br>6)     |
|            |           |                        | I2S1           | FDPX1           |              |              |                          |                              |                               |              |
|            |           |                        | R/W            | R/W             |              |              |                          |                              |                               |              |
|            | Serial    |                        | 0              | 0               |              |              |                          |                              |                               |              |
| SC1MOD1    | channel 1 | 20DH                   | IDLE2          | Synchronous     |              |              |                          |                              |                               |              |
|            | mode1     |                        | 0: OFF         | 0: Half         |              |              |                          |                              |                               |              |
|            | register  |                        | 1: ON          | duplex          |              |              |                          |                              |                               |              |
|            |           |                        |                | 1: Full         |              |              |                          |                              |                               |              |
|            |           |                        |                | duplex          |              |              |                          |                              |                               |              |

(8) UART serial channel

#### (9) I<sup>2</sup>C bus serial bus interface (1/2)

(9–1) I<sup>2</sup>C/SIO Channel 0

| Mnemonic         | Name                 | Address                 | 7                     | 6                     | 5                      | 4               | 3                        | 2                           | 1                     | 0                   |
|------------------|----------------------|-------------------------|-----------------------|-----------------------|------------------------|-----------------|--------------------------|-----------------------------|-----------------------|---------------------|
|                  |                      |                         | BC2                   | BC1                   | BC0                    | ACK             |                          | SCK2                        | SCK1                  | SCK0<br>/SWRMON     |
|                  |                      | 240H                    |                       | W                     |                        | R/W             | $\sim$                   | W                           | W                     | R/W                 |
|                  |                      | (I <sup>-</sup> C bus   | 0                     | 0                     | 0                      | 0               | $\sim$                   | 0                           | 0                     | 0/1                 |
|                  |                      | (RMW                    | Number of             | bits per trar         | sfer                   | ACK clock       |                          | Serial clock                | frequency (or         | n writes)           |
|                  |                      | prohibited)             | 000: 8, 00            | 01: 1, 010: 2         |                        | pulse           |                          | 000: 5, 00                  | 1:6, 010:             | 7                   |
|                  | Serial bus           | ,                       | 011: 3, 10            | 00: 4, 101: 5         |                        | 0: No ACK       |                          | 011: 8, 10                  | 0:9, 101:             | 10                  |
| SBI0CR1          | interface            |                         | 110:6, 11             | 1:7                   |                        | I: AUK          |                          | 110: 11, 11                 | 1: Reserved           |                     |
|                  | register 1           |                         | SIOS                  | SIOINH                | SIOM1                  | SIOM0           |                          | SCK2                        | SCK1                  | SCK0                |
|                  |                      | 240H                    | W                     | W                     | W                      | W               |                          | W                           | W                     | W                   |
|                  |                      | (SIO                    | 0                     | 0                     | 0                      | 0               |                          | 0                           | 0                     | 0                   |
|                  |                      | mode)                   | Start<br>transfer     | Abort<br>transfer     | I ransfer m            | ode             |                          | Serial clock                | trequency (or         | n writes)           |
|                  |                      | (RMW                    | 0: Stop               | 0: Continue           | 10: 8-bit tran         |                 |                          | 000:4, 00                   | 1.5, U10:<br>0.8 101- | o<br>a              |
|                  |                      | pronibited)             | 1: Start              | 1: Abort              | mode                   | SIIII/IECEIVE   |                          | 110: 10. 11                 | 1: External cloc      | s<br>k (input from  |
|                  |                      |                         |                       |                       | 11: 8-bit rece         | eive mode       |                          |                             | the SCK pin)          | / <b>F</b>          |
|                  | SBI                  | 241H                    | DB7                   | DB6                   | DB5                    | DB4             | DB3                      | DB2                         | DB1                   | DB0                 |
| SBIODBR          | buffer               | (RMW                    |                       |                       |                        | R (Receive      | e)/W (Transm             | it)                         |                       |                     |
|                  | register             | prohibited)             |                       |                       |                        | Und             | defined                  |                             |                       |                     |
|                  |                      |                         | SA6                   | SA5                   | SA4                    | SA3             | SA2                      | SA1                         | SA0                   | ALS                 |
|                  |                      |                         | W                     | W                     | W                      | W               | W                        | W                           | W                     | W                   |
|                  | I <sup>2</sup> C bus | 242H                    | 0                     | 0                     | 0                      | 0               | 0                        | 0                           | 0                     | 0                   |
| I2C0AR           | address              |                         |                       |                       |                        |                 |                          |                             |                       | Address             |
|                  | register             | (RIVIVV)<br>prohibited) |                       |                       |                        | Clove add       |                          |                             |                       | Recognition         |
|                  |                      | , including             |                       |                       |                        | Slave addre     | :55                      |                             |                       | U : Recognize       |
|                  |                      |                         |                       |                       |                        |                 |                          |                             |                       | recognize           |
|                  |                      |                         | MST                   | TRX                   | BB                     | PIN             | AL/SBIM1                 | AAS/SBIM0                   | AD0/                  | LRB/                |
|                  |                      |                         |                       |                       |                        |                 |                          |                             | SWRST                 | SWRST0              |
|                  | Serial hus           |                         | R/W                   | R/W                   | R/W                    | R/W             | R/W                      | R/W                         | R/W                   | R/W                 |
| When             | interface            |                         | 0                     | 0                     | 0                      |                 | 0                        | 0                           | 0                     | 0                   |
| SBI0SR           | status               | 243H                    | 0: Slave              | 0: Receive            | Bus status             | INTSBI0         | Arbitration              | Slave                       | GENERAL               | Last<br>receive hit |
|                  | register             | (I <sup>2</sup> C bus   | i. waster             | i. i ransmit          | 0: Free                | status          | detection                | match                       | detection             | monitor             |
|                  |                      | mode)                   |                       |                       | 1: Busy                | 0: Asserted     | monitor                  | detection                   | monitor               | 0:0                 |
|                  |                      | ( <b>-</b>              |                       |                       |                        | 1: Not asserted | 1: Detect                | 1: Detect                   |                       | 1:1                 |
|                  |                      | (RMW                    |                       |                       | Start/stop             |                 | Serial bus i             | nterface                    | Software res          | et generate         |
| 14.0             | Serial bus           | promoted)               |                       |                       | condition              |                 | operating m              | ode                         | write "10" an         | d "01", then        |
| When             | interface            |                         |                       |                       | generation             |                 | Selection                | de                          | an internal s         | ottware             |
| Write            | control              |                         |                       |                       | condition              |                 | 01: SIO mo               | de                          | generated.            | ~                   |
| 35100172         | register 2           |                         |                       |                       | 1: Stop                |                 | 10: I <sup>2</sup> C bus | mode                        |                       |                     |
|                  |                      |                         |                       |                       | condition              |                 | 11: (Reserv              | ed)                         |                       |                     |
|                  |                      |                         | $\left \right\rangle$ | $\left \right\rangle$ | $\left  \right\rangle$ |                 | SIOF/<br>SBIM1           | SEF/<br>SBIM2               | -                     | -                   |
|                  |                      |                         | $\sim$                | $\sim$                | $\sim$                 | $\sim$          | R/W                      | R/W                         | W                     | W                   |
| When             | Serial bus           |                         |                       |                       |                        |                 | 0                        | 0                           | 0                     | 0                   |
| read             | interface            | _                       |                       |                       |                        |                 | Transfer                 | Shift                       |                       |                     |
| SBI0SR           | status<br>register   | 243H                    |                       |                       |                        |                 | status<br>monitor        | operation<br>status         |                       |                     |
|                  | 9:0:01               | (SIO<br>mode)           |                       |                       |                        |                 | 0: Stopped               | monitor                     |                       |                     |
|                  |                      | mode)                   |                       |                       |                        |                 | 1: Terminated            | 0: Stopped                  |                       |                     |
|                  |                      | (RMW                    |                       |                       |                        |                 | in process               | 1: Terminated<br>in process |                       |                     |
|                  |                      | prohibited)             |                       |                       |                        |                 | Serial bus i             | nterface                    | Always                | Always              |
| <b>NA</b> (1)    | Serial bus           |                         |                       |                       |                        |                 | operating m              | ode                         | write "0".            | write "0".          |
| When             | interface            |                         |                       |                       |                        |                 | Selection                | de                          |                       |                     |
| Write<br>SBI0CR2 | control              |                         |                       |                       |                        |                 | 01: SIO mo               | de                          |                       |                     |
| 00100112         | register 2           |                         |                       |                       |                        |                 | 10: I <sup>2</sup> C bus | mode                        |                       |                     |
|                  |                      |                         |                       |                       |                        |                 | 11: (Reserv              | red)                        |                       |                     |

| Mnemonic                                                                                                                       | Name       | Address     | 7              | 6           | 5   | 4   | 3   | 2   | 1   | 0            |
|--------------------------------------------------------------------------------------------------------------------------------|------------|-------------|----------------|-------------|-----|-----|-----|-----|-----|--------------|
| MnemonicNameSBIOBROSerial bus<br>interface<br>baud rate<br>register 0SBIOBR1Serial bus<br>interface<br>baud rate<br>register 1 |            |             | -              | I2SBI0      |     |     |     |     |     |              |
|                                                                                                                                |            | W           | R/W            |             |     |     |     |     |     |              |
| SBIOBRO                                                                                                                        | interface  | 244H        | 0              | 0           | /   | /   | /   | /   |     |              |
| OBIODITO                                                                                                                       | baud rate  | (RMW        | Must be        | IDLE2       |     |     |     |     |     |              |
|                                                                                                                                | register 0 | prohibited) | written as     | 0: OFF      |     |     |     |     |     |              |
|                                                                                                                                |            |             | "O".           | 1: ON       |     |     |     |     |     |              |
|                                                                                                                                |            |             |                |             |     |     |     |     |     |              |
|                                                                                                                                |            |             | P4EN           | -           |     |     |     |     |     |              |
|                                                                                                                                | 0.11       |             | P4EN<br>W      |             | //  | //  | //  | //  | //  | $\mathbb{N}$ |
|                                                                                                                                | Serial bus | 245H        | P4EN<br>W<br>0 | -<br>W<br>0 | /// | /// | /// | /// | /// | ///          |

### I<sup>2</sup>C bus serial bus interface (2/2)

(9–2) I<sup>2</sup>C/SIO Channel 1

| Mnemonic                 | Name                                             | Address                                | 7                                          | 6                                               | 5                                                                                      | 4                                                                     | 3                                                                                                              | 2                                                                                    | 1                                                                              | 0                                                                       |
|--------------------------|--------------------------------------------------|----------------------------------------|--------------------------------------------|-------------------------------------------------|----------------------------------------------------------------------------------------|-----------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|-------------------------------------------------------------------------|
|                          |                                                  |                                        | BC2                                        | BC1                                             | BC0                                                                                    | ACK                                                                   |                                                                                                                | SCK2                                                                                 | SCK1                                                                           | SCK0/<br>SWRMON                                                         |
|                          |                                                  | 248H                                   |                                            | W                                               |                                                                                        | R/W                                                                   | /                                                                                                              | W                                                                                    | W                                                                              | R/W                                                                     |
|                          |                                                  | (I <sup>-</sup> C bus<br>mode)         | 0                                          | 0                                               | 0                                                                                      | 0                                                                     | /                                                                                                              | 0                                                                                    | 0                                                                              | 0/1                                                                     |
|                          | Serial bus                                       | (RMW<br>prohibited)                    | Number of<br>000: 8,<br>011: 3,<br>110: 6. | f bits per trai<br>001: 1,<br>100: 4,<br>111: 7 | nsfer<br>010: 2<br>101: 5                                                              | ACK clock<br>pulse<br>0: No ACK<br>1: ACK                             |                                                                                                                | Serial clock<br>000: 5, 0<br>011: 8, 1<br>110: 11, 1                                 | frequency (or<br>001: 6, 01<br>00: 9, 10<br>11: Reserved                       | writes)<br>0: 7<br>1: 10                                                |
| SBI1CR1                  | control                                          |                                        | SIOS                                       | SIOINH                                          | SIOM1                                                                                  | SIOM0                                                                 |                                                                                                                | SCK2                                                                                 | SCK1                                                                           | SCK0                                                                    |
|                          | register 1                                       | 2491                                   | W                                          | W                                               | W                                                                                      | W                                                                     |                                                                                                                | W                                                                                    | W                                                                              | W                                                                       |
|                          |                                                  | (SIO                                   | 0                                          | 0                                               | 0                                                                                      | 0                                                                     | /                                                                                                              | 0                                                                                    | 0                                                                              | 0                                                                       |
|                          |                                                  | mode)<br>(RMW<br>prohibited)           | Start<br>transfer<br>0: Stop<br>1: Start   | Abort<br>transfer<br>0:<br>Continue<br>1: Abort | Transfer m<br>00: 8-bit tra<br>10: 8-bit<br>transmit/re<br>11: 8-bit re                | ode<br>ansmit mode<br>ceive mode<br>ceive mode                        |                                                                                                                | Serial clock<br>000: 4, 0<br>011: 7, 1<br>110: 10, 1<br>(input from t                | frequency (or<br>001: 5, 01<br>00: 8, 10<br>11: External (<br>he SCK pin)      | n writes)<br>0: 6<br>1: 9<br>clock                                      |
|                          | SBI                                              | 249H                                   | DB7                                        | DB6                                             | DB5                                                                                    | DB4                                                                   | DB3                                                                                                            | DB2                                                                                  | DB1                                                                            | DB0                                                                     |
| SBI1DBR                  | buffer                                           | (RMW                                   |                                            |                                                 |                                                                                        | R (Receive                                                            | e)/W (Transm                                                                                                   | iit)                                                                                 |                                                                                |                                                                         |
|                          | register                                         | prohibited)                            |                                            |                                                 |                                                                                        | Un                                                                    | defined                                                                                                        |                                                                                      |                                                                                |                                                                         |
|                          |                                                  |                                        | SA6                                        | SA5                                             | SA4                                                                                    | SA3                                                                   | SA2                                                                                                            | SA1                                                                                  | SA0                                                                            | ALS                                                                     |
|                          | 2                                                | 24AH                                   | W                                          | W                                               | W                                                                                      | W                                                                     | W                                                                                                              | W                                                                                    | W                                                                              | W                                                                       |
| I2C1AR                   | I <sup>2</sup> C bus<br>address<br>register      | (RMW<br>prohibited)                    | 0                                          | 0                                               | 0                                                                                      | 0<br>Slave addre                                                      | ess                                                                                                            | U                                                                                    | 0                                                                              | 0<br>Address<br>Recognition<br>0: Recognize<br>1: Does not<br>recognize |
|                          |                                                  |                                        | MST                                        | TRX                                             | BB                                                                                     | PIN                                                                   | AL/SBIM1                                                                                                       | AAS/SBIM0                                                                            | AD0/<br>SWRST                                                                  | LRB/<br>SWRST0                                                          |
|                          | o · · · ·                                        |                                        | R/W                                        | R/W                                             | R/W                                                                                    | R/W                                                                   | R/W                                                                                                            | R/W                                                                                  | R/W                                                                            | R/W                                                                     |
| When<br>read<br>SBI1SR   | serial bus<br>interface<br>status<br>register    | 24BH<br>(I <sup>2</sup> C bus<br>mode) | 0<br>0: Slave<br>1: Master                 | 0<br>0: Receive<br>1: Transmit                  | 0<br>Bus status<br>monitor<br>0: Free<br>1: Busy                                       | 1<br>INTSBI1<br>interrupt<br>status<br>0: Asserted<br>1: Not asserted | 0<br>Arbitration<br>lost<br>detection<br>monitor<br>1: Detect                                                  | 0<br>Slave<br>address<br>match<br>detection<br>monitor<br>1: Detect                  | 0<br>GENERAL<br>CALL<br>detection<br>monitor<br>1: Detect                      | 0<br>Last receive<br>bit monitor<br>0: 0<br>1: 1                        |
| When<br>write<br>SBI1CR2 | Serial bus<br>interface<br>control<br>register 2 | (RMW<br>prohibited)                    |                                            |                                                 | Start/stop<br>condition<br>generation<br>0: Start<br>condition<br>1: Stop<br>condition |                                                                       | Serial bus int<br>operating mo<br>00: Port mode<br>01: SIO mode<br>10: I <sup>2</sup> C bus m<br>11: (Reserved | erface<br>de selection<br>e<br>e<br>node<br>d)                                       | Software res<br>write "10" an<br>an internal s<br>reset signal i<br>generated. | et generate<br>d "01", then<br>oftware<br>is                            |
|                          |                                                  |                                        |                                            |                                                 |                                                                                        |                                                                       | SIOF/<br>SBIM1                                                                                                 | SEF/<br>SBIM2                                                                        | -                                                                              | -                                                                       |
|                          |                                                  |                                        | $\frown$                                   | $\frown$                                        | $\sim$                                                                                 | $\frown$                                                              | R/W                                                                                                            | R/W                                                                                  | W                                                                              | W                                                                       |
| \//hon                   | Serial bus                                       |                                        | $\backslash$                               | $\sim$                                          | $\sim$                                                                                 | /                                                                     | 0                                                                                                              | 0                                                                                    | 0                                                                              | 0                                                                       |
| vvnen<br>read<br>SBI1SR  | interface<br>status<br>register                  | 24BH<br>(SIO mode)<br>(RMW             |                                            |                                                 |                                                                                        |                                                                       | Transfer<br>status<br>monitor<br>0: Stopped<br>1: Terminated<br>in process                                     | Shift<br>operation<br>status<br>monitor<br>0: Stopped<br>1: Terminated<br>in process |                                                                                |                                                                         |
| When<br>write<br>SBI1CR2 | Serial bus<br>interface<br>control<br>register 2 | F.0.10104)                             |                                            |                                                 |                                                                                        |                                                                       | Serial bus int<br>operating mo<br>00: Port mode<br>01: SIO mode<br>10: I <sup>2</sup> C bus m<br>11: (Reserve  | erface<br>de selection<br>e<br>ode<br>d)                                             | Always<br>write "0".                                                           | Always<br>write "0".                                                    |

| Mnemonic                                             | Name                    | Address             | 7                                    | 6                             | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------------------------------------------|-------------------------|---------------------|--------------------------------------|-------------------------------|---|---|---|---|---|---|
| Mnemonic<br>SBI1BR0<br>SBI1BR0<br>SBI1BR1<br>SBI1BR1 |                         |                     | -                                    | I2SBI1                        |   |   |   | / |   |   |
|                                                      | Serial bus              | 04011               | R/W                                  | R/W                           |   |   |   |   |   |   |
| SBI1BR0                                              | interface               |                     | 0                                    | 0                             | / | / |   | / | / |   |
| OBITEIRO                                             | baud rate               | prohibited)         | Must be                              | IDLE2                         |   |   |   |   |   |   |
|                                                      | register 0              | , ,                 | written as                           | 0: OFF                        |   |   |   |   |   |   |
|                                                      |                         |                     | "O".                                 | 1: ON                         |   |   |   |   |   |   |
|                                                      |                         |                     | P4EN                                 | -                             | / |   | / | / |   | / |
|                                                      | o ·                     |                     | W                                    | W                             | / | / |   | / | / |   |
|                                                      | Serial bus              | 24DH                | 0                                    | 0                             | / | / |   | / | / |   |
| SBI1BR1                                              | baud rate<br>register 1 | (RMW<br>prohibited) | Internal<br>clock<br>0: OFF<br>1: ON | Must be<br>written as<br>"0". |   |   |   |   |   |   |

<sup>(10)</sup> A/D converter control

| Mnemonic | Name                  | Address | 7                                                           | 6                                                             | 5                             | 4                             | 3                                                                           | 2                                                                                                                                    | 1                                                                                                                | 0                                          |
|----------|-----------------------|---------|-------------------------------------------------------------|---------------------------------------------------------------|-------------------------------|-------------------------------|-----------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|--------------------------------------------|
|          |                       |         | EOCF                                                        | ADBF                                                          | -                             | -                             | ITM0                                                                        | REPEAT                                                                                                                               | SCAN                                                                                                             | ADS                                        |
|          |                       |         | F                                                           | र                                                             | R/W                           | R/W                           | R/W                                                                         | R/W                                                                                                                                  | R/W                                                                                                              | R/W                                        |
|          |                       |         | 0                                                           | 0                                                             | 0                             | 0                             | 0                                                                           | 0                                                                                                                                    | 0                                                                                                                | 0                                          |
| ADMOD0   | AD mode<br>register 0 | 2B0H    | End-of-<br>conversion<br>flag<br>1: Conversion<br>completed | AD<br>conversion<br>busy flag<br>1: Conversion<br>in progress | Must be<br>written as<br>"0". | Must be<br>written as<br>"0". | Interrupt<br>timing in<br>fixed-channel<br>continuous<br>conversion<br>mode | 1: Continuous<br>conversion                                                                                                          | Channel<br>scan<br>conversion                                                                                    | AD<br>conversion<br>start                  |
|          |                       |         | VREFON                                                      | I2AD                                                          | /                             |                               | ADTRGE                                                                      | ADCH2                                                                                                                                | ADCH1                                                                                                            | ADCH0                                      |
|          |                       |         | R/W                                                         | R/W                                                           |                               |                               | R/W                                                                         |                                                                                                                                      | R/W                                                                                                              |                                            |
|          |                       |         | 0                                                           | 0                                                             |                               |                               | 0                                                                           | 0                                                                                                                                    | 0                                                                                                                | 0                                          |
| ADMOD1   | AD mode<br>register 1 | 2B1H    | 1: VREF<br>control ON                                       | IDLE2<br>0: OFF<br>1: ON                                      |                               |                               | AD<br>conversion<br>start                                                   | Analog input<br>000: AN0 AN<br>001: AN1 AN<br>010: AN2 AN<br>011: AN3 AN<br>100: AN4 AN<br>101: AN5 AN<br>110: AN6 AN<br>111: AN7 AN | a channel select<br>N0 → AN1<br>N0 → AN1 → $/$<br>N0 → AN1 → $/$<br>N4 → AN5<br>N4 → AN5 → $/$<br>N4 → AN5 → $/$ | et<br>AN2<br>AN2 → AN3<br>AN6<br>AN6 → AN7 |
|          | AD result             |         | ADR01                                                       | ADR00                                                         |                               |                               | /                                                                           |                                                                                                                                      |                                                                                                                  | ADR0RF                                     |
| ADREG04L | register 0/4          | 2A0H    | F                                                           | 2                                                             | /                             | /                             | /                                                                           | /                                                                                                                                    | /                                                                                                                | R                                          |
|          | low                   |         | Unde                                                        | fined                                                         | /                             | /                             | /                                                                           | /                                                                                                                                    | /                                                                                                                | 0                                          |
|          | AD result             |         | ADR09                                                       | ADR08                                                         | ADR07                         | ADR06                         | ADR05                                                                       | ADR04                                                                                                                                | ADR03                                                                                                            | ADR02                                      |
| ADREG04H | register 0/4          | 2A1H    |                                                             |                                                               |                               | F                             | २                                                                           |                                                                                                                                      |                                                                                                                  |                                            |
|          | high                  |         |                                                             |                                                               |                               | Unde                          | fined                                                                       |                                                                                                                                      |                                                                                                                  |                                            |
|          | AD result             |         | ADR11                                                       | ADR10                                                         | /                             | /                             | /                                                                           | /                                                                                                                                    | /                                                                                                                | ADR1RF                                     |
| ADREG15L | register 1/5          | 2A2H    | F                                                           | र                                                             |                               |                               |                                                                             |                                                                                                                                      |                                                                                                                  | R                                          |
|          | low                   |         | Unde                                                        | fined                                                         | /                             | /                             | /                                                                           | /                                                                                                                                    | /                                                                                                                | 0                                          |
|          | AD result             |         | ADR19                                                       | ADR18                                                         | ADR17                         | ADR16                         | ADR15                                                                       | ADR14                                                                                                                                | ADR13                                                                                                            | ADR12                                      |
| ADREG15H | register 1/5          | 2A3H    |                                                             | •                                                             | •                             | F                             | र                                                                           |                                                                                                                                      | •                                                                                                                |                                            |
|          | high                  |         |                                                             |                                                               |                               | Unde                          | fined                                                                       |                                                                                                                                      |                                                                                                                  |                                            |
|          | AD result             |         | ADR21                                                       | ADR20                                                         |                               |                               |                                                                             |                                                                                                                                      |                                                                                                                  | ADR2RF                                     |
| ADREG26L | register 2/6          | 2A4H    | F                                                           | २                                                             |                               | $\sim$                        | $\sim$                                                                      |                                                                                                                                      | $\sim$                                                                                                           | R                                          |
|          | low                   |         | Unde                                                        | fined                                                         |                               |                               |                                                                             |                                                                                                                                      |                                                                                                                  | 0                                          |
|          | AD result             |         | ADR29                                                       | ADR28                                                         | ADR27                         | ADR26                         | ADR25                                                                       | ADR24                                                                                                                                | ADR23                                                                                                            | ADR22                                      |
| ADREG26H | register 2/6          | 2A5H    |                                                             |                                                               |                               | F                             | २                                                                           |                                                                                                                                      |                                                                                                                  |                                            |
|          | high                  |         |                                                             |                                                               |                               | Unde                          | fined                                                                       |                                                                                                                                      |                                                                                                                  |                                            |
|          | AD result             |         | ADR31                                                       | ADR30                                                         |                               |                               |                                                                             |                                                                                                                                      |                                                                                                                  | ADR3RF                                     |
| ADREG37L | register 3/7          | 2A6H    | F                                                           | 2                                                             | $\sim$                        | $\sim$                        | $\sim$                                                                      | $\sim$                                                                                                                               | $\sim$                                                                                                           | R                                          |
|          | low                   |         | Unde                                                        | fined                                                         | $\sim$                        | $\sim$                        | $\sim$                                                                      | $\sim$                                                                                                                               | $\sim$                                                                                                           | 0                                          |
|          | AD result             |         | ADR39                                                       | ADR38                                                         | ADR37                         | ADR36                         | ADR35                                                                       | ADR34                                                                                                                                | ADR33                                                                                                            | ADR32                                      |
| ADREG37H | register 3/7          | 2A7H    |                                                             |                                                               |                               | F                             | 2                                                                           |                                                                                                                                      |                                                                                                                  |                                            |
|          | high                  |         |                                                             |                                                               |                               | Unde                          | fined                                                                       |                                                                                                                                      |                                                                                                                  |                                            |

### (11) Watchdog timer

| Mnemonic | Name             | Address     | 7                                                | 6                                                                                                                                                                | 5     | 4 | 3      | 2                        | 1                                     | 0                             |
|----------|------------------|-------------|--------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|---|--------|--------------------------|---------------------------------------|-------------------------------|
|          |                  |             | WDTE                                             | WDTP1                                                                                                                                                            | WDTP0 | / | /      | I2WDT                    | RESCR                                 | -                             |
|          |                  |             | R/W                                              | R/W                                                                                                                                                              | R/W   | / | /      | R/W                      | R/W                                   | R/W                           |
|          | WDT              |             | 1                                                | 0                                                                                                                                                                | 0     | / | /      | 0                        | 0                                     | 0                             |
| WDMOD    | mode<br>register | 300H        | WDT<br>control<br>0: Disable<br>1: Enable        | 00: 2 <sup>15</sup> /f <sub>SYS</sub><br>01: 2 <sup>17</sup> /f <sub>SYS</sub><br>10: 2 <sup>19</sup> /f <sub>SYS</sub><br>11: 2 <sup>21</sup> /f <sub>SYS</sub> |       |   |        | IDLE2<br>0: OFF<br>1: ON | System<br>reset by<br>WDT<br>1: Reset | Must be<br>written<br>as "0". |
|          | WDT              | 301H        |                                                  |                                                                                                                                                                  |       | V | -<br>V |                          |                                       |                               |
| WDCR     | control          | (RMW        |                                                  |                                                                                                                                                                  |       | - | -      |                          |                                       |                               |
|          |                  | prohibited) | B1H: WDT disable code, 4EH: WDT clear-count code |                                                                                                                                                                  |       |   |        |                          |                                       |                               |

### (12) Key wakeup

| Mnemonic | Name     | Address     | 7          | 6          | 5          | 4          | 3               | 2          | 1          | 0          |
|----------|----------|-------------|------------|------------|------------|------------|-----------------|------------|------------|------------|
|          |          |             | KWI7EN     | KWI6EN     | KWI5EN     | KWI4EN     | <b>KWI3EN</b>   | KWI2EN     | KWI1EN     | KWI0EN     |
|          |          |             | W          | W          | W          | W          | W               | W          | W          | W          |
|          | KWI      | 3A0H        | 0          | 0          | 0          | 0          | 0               | 0          | 0          | 0          |
| KWIEN    | enable   |             | KWI7       | KWI6       | KWI5       | KWI4       | KWI3            | KWI2       | KWI1       | KWI0       |
|          | register | (RMW        | interrupt  | interrupt  | interrupt  | interrupt  | interrupt       | interrupt  | interrupt  | interrupt  |
|          | - g      | prohibited) | input      | input      | input      | input      | input           | input      | input      | input      |
|          |          |             | 0: Disable      | 0: Disable | 0: Disable | 0: Disable |
|          |          |             | 1: Enable       | 1: Enable  | 1: Enable  | 1: Enable  |
|          |          |             | KWI7EDGE   | KWI6EDGE   | KWI5EDGE   | KWI4EDGE   | <b>KWI3EDGE</b> | KWI2EDGE   | KWI1EDGE   | KWI0EDGE   |
|          |          | 2∆1⊔        | W          | W          | W          | W          | W               | W          | W          | W          |
|          | KWI      | JAIII       | 0          | 0          | 0          | 0          | 0               | 0          | 0          | 0          |
| KWICR    | control  |             | KWI7 edge  | KWI6 edge  | KWI5 edge  | KWI4 edge  | KWI3 edge       | KWI2 edge  | KWI1 edge  | KWI0 edge  |
|          | register | prohibited) | polarity   | polarity   | polarity   | polarity   | polarity        | polarity   | polarity   | polarity   |
|          |          | promotedy   | 0: Rising       | 0: Rising  | 0: Rising  | 0: Rising  |
|          |          |             | 1: Falling      | 1: Falling | 1: Falling | 1: Falling |

| (13) BCD adder/subtractor |  |
|---------------------------|--|
|---------------------------|--|

|           | Nome                                  | Addroop                       | 7                                               | c             | F          | Α                   | 2            | 2                             | 1                           | 0                  |
|-----------|---------------------------------------|-------------------------------|-------------------------------------------------|---------------|------------|---------------------|--------------|-------------------------------|-----------------------------|--------------------|
| Minemonic | name                                  | Address                       |                                                 | MINAG         |            | 4<br>MINIA <i>4</i> |              |                               |                             |                    |
| BCDMINA   | BCD<br>minute<br>operand              | 3B0H                          |                                                 | WIINAO<br>W/  | WIINAS     | WIINA4<br>W/        | WIINAS       | WIINA2                        |                             | WIINAU<br>W/       |
|           |                                       | (RMW                          | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           | register A                            | prohibited)                   | 0                                               | 0             | 0          | BCD on              | erand A      | 0                             | 0                           | 0                  |
|           |                                       |                               | SEC A7                                          | SECA6         | SEC 45     | SEC A4              | SECA3        | SEC A2                        | SECA1                       | SECAO              |
|           | BCD                                   | 3B1H                          | SECAT<br>W                                      | SECA0         | SECAS<br>W | SECA4               | SECAS<br>W   | SLCAZ                         | SECAT                       | SLCAU<br>W         |
| BCDSECA   | operand                               | (RMW                          | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           | register A                            | prohibited)                   | 0                                               | 0             | 0          | BCD on              | orand A      | 0                             | 0                           | 0                  |
|           |                                       |                               | FRAA7                                           | FRAA6         | FR 4 4 5   | FRAA4               |              | FRAA2                         | FRAA1                       | FRAAO              |
|           | BCD                                   | 3B2H                          | W                                               | W             | W          | W                   | W            | W                             | W                           | W                  |
| BCDFRAA   | operand                               | (RMW                          | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           | register A                            | prohibited)                   | 0                                               | 0             | 0          | BCD on              | erand A      | 0                             | 0                           | 0                  |
|           |                                       |                               | MINB7                                           | MINB6         | MINB5      |                     | MINB3        | MINB2                         | MINB1                       | MINBO              |
|           | BCD                                   | 3B4H                          | W                                               | W             | W          | W                   | W            | W                             | W                           | W                  |
| BCDMINB   | operand                               | (RMW                          | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           | register B                            | prohibited)                   |                                                 | Ū             | Ū          | BCD on              | erand B      | v                             | Ŭ                           | Ŭ                  |
|           |                                       |                               | SECB7                                           | SECB6         | SECB5      | SECB4               | SECB3        | SECB2                         | SECB1                       | SECB0              |
|           | BCD                                   | 3B5H                          | W                                               | W             | W          | W                   | W            | W                             | W                           | W                  |
| BCDSECB   | operand<br>register B                 | (RMW<br>prohibited)           | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           |                                       |                               | BCD operand B                                   |               |            |                     |              |                               |                             |                    |
|           | BCD<br>frame<br>operand<br>register B | 3B6H<br>(RMW<br>prohibited)   | FRAB7                                           | FRAB6         | FRAB5      | FRAB4               | FRAB3        | FRAB2                         | FRAB1                       | FRAB0              |
|           |                                       |                               | W                                               | W             | W          | W                   | W            | W                             | W                           | W                  |
| BCDFRAB   |                                       |                               | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           |                                       |                               |                                                 | BCD operand B |            |                     |              |                               |                             |                    |
|           | BCD<br>minute<br>result<br>register   | 3B8H                          | MINR7                                           | MINR6         | MINR5      | MINR4               | MINR3        | MINR2                         | MINR1                       | MINR0              |
|           |                                       |                               | R                                               | R             | R          | R                   | R            | R                             | R                           | R                  |
| BCDMINR   |                                       |                               | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           |                                       |                               | BCD operation result                            |               |            |                     |              |                               |                             |                    |
|           | DCD                                   | CD<br>cond<br>ssult<br>gister | SECR7                                           | SECR6         | SECR5      | SECR4               | SECR3        | SECR2                         | SECR1                       | SECR0              |
|           | second                                |                               | R                                               | R             | R          | R                   | R            | R                             | R                           | R                  |
| BCDSECR   | result                                |                               | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           | register                              |                               |                                                 |               |            | BCD operation       | ation result |                               |                             |                    |
|           | BCD                                   |                               | FRAR7                                           | FRAR6         | FRAR5      | FRAR4               | FRAR3        | FRAR2                         | FRAR1                       | FRAR0              |
|           | BCD<br>frame<br>result<br>register    | ЗВАН                          | R                                               | R             | R          | R                   | R            | R                             | R                           | R                  |
| BCDFRAR   |                                       |                               | 0                                               | 0             | 0          | 0                   | 0            | 0                             | 0                           | 0                  |
|           |                                       |                               |                                                 |               |            | BCD operation       | ation result |                               |                             |                    |
|           |                                       |                               | ENDFLAG                                         | CY            | BR         | $\sim$              |              | -                             | CALSEL                      | START              |
|           |                                       |                               | R                                               | R             | R          | $\backslash$        | $\backslash$ | R/W                           | R/W                         | R/W                |
|           | BCD                                   |                               | 0                                               | 0             | 0          | $\sim$              | $\sim$       | 0                             | 0                           | 0                  |
| BCDCR     | control<br>register                   | control 3BCH<br>egister       | Operation<br>completion<br>flag<br>1: Completed | Carry         | Borrow     |                     |              | Must be<br>written<br>as "0". | Add/sub-<br>tract<br>select | Operation<br>start |

| (14) Program patch | logic | (1/3) |
|--------------------|-------|-------|
|--------------------|-------|-------|

| Mnemonic | Name                                          | Address                         | 7                                  | 6      | 5          | 4             | 3            | 2       | 1      | 0            |
|----------|-----------------------------------------------|---------------------------------|------------------------------------|--------|------------|---------------|--------------|---------|--------|--------------|
| ROMCMP00 | Address                                       |                                 | ROMC07                             | ROMC06 | ROMC05     | ROMC04        | ROMC03       | ROMC02  | ROMC01 | /            |
|          |                                               | 400H                            |                                    |        |            | W             |              |         |        | $\backslash$ |
|          | register 00                                   | (Rivivv<br>prohibited)          | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      |              |
|          | 5                                             | p ,                             |                                    |        | Target ROM | /I address (L | ower 7 bits) |         |        |              |
| ROMCMP01 | Address<br>compare<br>register 01             | 40411                           | ROMC15                             | ROMC14 | ROMC13     | ROMC12        | ROMC11       | ROMC10  | ROMC09 | ROMC08       |
|          |                                               | 401H                            |                                    | -      | -          | ١             | N            |         |        |              |
|          |                                               | prohibited)                     | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               | . ,                             | Target ROM address (Middle 8 bits) |        |            |               |              |         |        |              |
|          |                                               | 40211                           | ROMC23                             | ROMC22 | ROMC21     | ROMC20        | ROMC19       | ROMC18  | ROMC17 | ROMC16       |
| ROMCMP02 | compare                                       | 402⊓<br>(RMW                    |                                    | 1      | 1          | ١             | N            |         | r      |              |
|          | register 02                                   | prohibited)                     | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    |        | Targe      | et ROM addr   | ess (Upper a | 8 bits) |        |              |
|          | Address                                       | 404                             | ROMS07                             | ROMS06 | ROMS05     | ROMS04        | ROMS03       | ROMS02  | ROMS01 | ROMS00       |
| ROMSUB01 | substitution<br>register 0                    | itution<br>ter 0<br>prohibited) |                                    | 1      | 1          | ١             | N            |         | 1      |              |
| KOW60B0L |                                               |                                 | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          | 10 W                                          |                                 |                                    | 1      |            | Patch code (  | Lower 8 bits | )       | 1      |              |
| ROMSUB0H | Address<br>substitution<br>register 0<br>high | 405H<br>(RMW<br>prohibited)     | ROMS15                             | ROMS14 | ROMS13     | ROMS12        | ROMS11       | ROMS10  | ROMS09 | ROMS08       |
|          |                                               |                                 | W                                  |        |            |               |              |         |        |              |
|          |                                               |                                 | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    |        |            | Patch code (  | Upper 8 bits | )       |        |              |
|          | Address<br>compare<br>register 10             | 408H<br>(RMW<br>prohibited)     | ROMC07                             | ROMC06 | ROMC05     | ROMC04        | ROMC03       | ROMC02  | ROMC01 |              |
| ROMCMP10 |                                               |                                 |                                    |        |            | W             |              |         |        |              |
|          |                                               |                                 | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      |              |
|          |                                               |                                 |                                    |        | Target RON | /I address (L | ower 7 bits) |         |        |              |
|          | Address<br>compare<br>register 11             | 409H                            | ROMC15                             | ROMC14 | ROMC13     | ROMC12        | ROMC11       | ROMC10  | ROMC09 | ROMC08       |
| ROMCMP11 |                                               | (RMW                            |                                    |        |            | \             | N            |         | r      |              |
|          |                                               | 11 prohibited)                  | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    |        | Targe      | et ROM addr   | ess (Middle  | 8 bits) | 1      |              |
|          | Address                                       | ess 40AH                        | ROMC23                             | ROMC22 | ROMC21     | ROMC20        | ROMC19       | ROMC18  | ROMC17 | ROMC16       |
| ROMCMP12 | compare                                       |                                 |                                    |        |            | \             | N            |         | r      |              |
|          | register 12                                   | prohibited)                     | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    | ī      | Targe      | et ROM addr   | ess (Upper   | 8 bits) |        |              |
| ROMSUB1L | Address                                       | 40CH                            | ROMS07                             | ROMS06 | ROMS05     | ROMS04        | ROMS03       | ROMS02  | ROMS01 | ROMS00       |
|          | substitution<br>register 1<br>low             | 40CH<br>(RMW<br>prohibited)     |                                    | 1      | 1          | \             | N            |         |        |              |
|          |                                               |                                 | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    |        |            | Patch code (  | Lower 8 bits | )       |        |              |
|          | Address                                       |                                 | ROMS15                             | ROMS14 | ROMS13     | ROMS12        | ROMS11       | ROMS10  | ROMS09 | ROMS08       |
| ROMSUB1H | substitution                                  | ation<br>er 1<br>h<br>h         |                                    | 1      | 1          | ١             | N            |         |        |              |
|          | register 1<br>high                            |                                 | 0                                  | 0      | 0          | 0             | 0            | 0       | 0      | 0            |
|          |                                               |                                 |                                    |        |            | Patch code (  | Upper 8 bits | )       |        |              |

|           | 1                                  |                               | - ( - )                           |                                   |        |                 |                |             |        |        |  |  |
|-----------|------------------------------------|-------------------------------|-----------------------------------|-----------------------------------|--------|-----------------|----------------|-------------|--------|--------|--|--|
| Mnemonic  | Name                               | Address                       | 7                                 | 6                                 | 5      | 4               | 3              | 2           | 1      | 0      |  |  |
| ROMCMP20  | Address                            | 44.011                        | ROMC07                            | ROMC06                            | ROMC05 | ROMC04          | ROMC03         | ROMC02      | ROMC01 |        |  |  |
|           | compare                            | (RMW                          |                                   |                                   | i      | W               |                |             |        |        |  |  |
|           | register 20                        | prohibited)                   | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      |        |  |  |
|           |                                    |                               |                                   | Target ROM address (Lower 7 bits) |        |                 |                |             |        |        |  |  |
| ROMCMP21  | A alalaa a a                       | 411                           | ROMC15                            | ROMC14                            | ROMC13 | ROMC12          | ROMC11         | ROMC10      | ROMC09 | ROMC08 |  |  |
|           | Address<br>compare<br>register 21  |                               |                                   |                                   |        | 1               | W              |             |        |        |  |  |
|           |                                    | prohibited)                   | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           |                                    |                               |                                   |                                   | Targe  | et ROM add      | ress (Middle   | 8 bits)     |        |        |  |  |
|           |                                    |                               | ROMC23                            | ROMC22                            | ROMC21 | ROMC20          | ROMC19         | ROMC18      | ROMC17 | ROMC16 |  |  |
| POMOMP22  | Address                            | 412H                          |                                   | W                                 |        |                 |                |             |        |        |  |  |
|           | register 22                        | prohibited)                   | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           | 0                                  | p ,                           |                                   |                                   | Targ   | et ROM add      | ress (Upper    | 8 bits)     |        |        |  |  |
|           | Address<br>substitution            |                               | ROMS07                            | ROMS06                            | ROMS05 | ROMS04          | ROMS03         | ROMS02      | ROMS01 | ROMS00 |  |  |
| DOMOLIDO  |                                    | 414H<br>(RMW<br>prohibited)   |                                   |                                   | •      | ,               | W              |             |        |        |  |  |
| ROMSUB2L  | register 2                         |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           | low                                |                               |                                   |                                   |        | Patch code      | (Lower 8 bits  | 5)          |        |        |  |  |
|           | Address                            |                               | ROMS15                            | ROMS14                            | ROMS13 | ROMS12          | ROMS11         | ROMS10      | ROMS09 | ROMS08 |  |  |
| DOMONIDAN | substitution<br>register 2<br>high | 415H<br>(RMW<br>prohibited)   | W                                 |                                   |        |                 |                |             |        |        |  |  |
| ROMSUB2H  |                                    |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           |                                    |                               |                                   |                                   |        | Patch code      | (Upper 8 bits  | 3)          |        |        |  |  |
|           | Address<br>compare<br>register 30  | 418H<br>(RMW<br>prohibited)   | ROMC07                            | ROMC06                            | ROMC05 | ROMC04          | ROMC03         | ROMC02      | ROMC01 |        |  |  |
|           |                                    |                               |                                   |                                   |        | W               |                |             |        | $\sim$ |  |  |
| ROMCMP30  |                                    |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | $\sim$ |  |  |
|           |                                    |                               | Target ROM address (Lower 7 bits) |                                   |        |                 |                |             |        |        |  |  |
|           |                                    | 419H<br>(RMW<br>1 prohibited) | ROMC15                            | ROMC14                            | ROMC13 | ROMC12          | ROMC11         | ROMC10      | ROMC09 | ROMC08 |  |  |
| DOMONIDA  | Address<br>compare<br>register 31  |                               |                                   |                                   |        | 1               | W              |             |        |        |  |  |
| ROMCMP31  |                                    |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           |                                    |                               |                                   |                                   | Targ   | et ROM add      | ress (Middle   | 8 bits)     |        |        |  |  |
|           |                                    | 41AH<br>(RMW<br>prohibited)   | ROMC23                            | ROMC22                            | ROMC21 | ROMC20          | ROMC19         | ROMC18      | ROMC17 | ROMC16 |  |  |
|           | Address                            |                               |                                   |                                   | •      | ,               | W              |             |        |        |  |  |
| ROMCMP32  | compare                            |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           | register 32                        |                               |                                   |                                   | Taro   | et ROM add      | ress (Upper    | 8 bits)     |        |        |  |  |
|           | A data a a                         |                               | ROMS07                            | ROMS06                            | ROMS05 | ROMS04          | ROMS03         | ROMS02      | ROMS01 | ROMS00 |  |  |
| ROMSUB3L  | Address                            | 41CH<br>(RMW<br>prohibited)   |                                   |                                   |        | 110111001       | W              | 110111002   |        |        |  |  |
|           | register 3<br>low                  |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           |                                    |                               |                                   |                                   | -      | Patch code      | (Lower 8 bits  | 5)          | -      |        |  |  |
|           |                                    |                               | ROMS15                            | ROMS14                            | ROMS13 | ROMS12          | ROMS11         | ,<br>ROMS10 | ROMS09 | ROMS08 |  |  |
|           | Address                            | n 41DH<br>(RMW<br>prohibited) |                                   |                                   |        | 1.2.1.0.2       | W              |             |        |        |  |  |
| ROMSUB3H  | register 3<br>high                 |                               | 0                                 | 0                                 | 0      | 0               | 0              | 0           | 0      | 0      |  |  |
|           |                                    |                               | 0                                 | 0                                 | 0      | U<br>Datch codo | (Linnor & hite |             | 0      | 0      |  |  |
|           |                                    |                               |                                   |                                   |        | i alcii coue    |                | <i>)</i>    |        |        |  |  |

Program patch logic (2/3)

|          |                                               |                                          | (0.0)  |                                   |        |             |                    |             |        |        |  |
|----------|-----------------------------------------------|------------------------------------------|--------|-----------------------------------|--------|-------------|--------------------|-------------|--------|--------|--|
| Mnemonic | Name                                          | Address                                  | 7      | 6                                 | 5      | 4           | 3                  | 2           | 1      | 0      |  |
| ROMCMP40 | Address                                       | 42011                                    | ROMC07 | ROMC06                            | ROMC05 | ROMC04      | ROMC03             | ROMC02      | ROMC01 |        |  |
|          | compare                                       | 42011<br>(RMW                            |        | i                                 | i      | W           | i                  |             |        |        |  |
|          | register 40                                   | prohibited)                              | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      |        |  |
|          |                                               |                                          |        | Target ROM address (Lower 7 bits) |        |             |                    |             |        |        |  |
| ROMCMP41 | A delve e e                                   | 40411                                    | ROMC15 | ROMC14                            | ROMC13 | ROMC12      | ROMC11             | ROMC10      | ROMC09 | ROMC08 |  |
|          | Address<br>compare<br>register 41             | 4210<br>(RMM)                            |        |                                   |        | 1           | W                  |             |        |        |  |
|          |                                               | prohibited)                              | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          |                                               | . ,                                      |        |                                   | Targe  | et ROM addi | ress (Middle       | 8 bits)     |        |        |  |
|          |                                               | 40011                                    | ROMC23 | ROMC22                            | ROMC21 | ROMC20      | ROMC19             | ROMC18      | ROMC17 | ROMC16 |  |
|          | Address                                       | 422H                                     | W      |                                   |        |             |                    |             |        |        |  |
| KOMONF42 | register 42                                   | prohibited)                              | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          | -                                             | . ,                                      |        |                                   | Targ   | et ROM add  | ress (Upper        | 8 bits)     |        |        |  |
|          | Address                                       |                                          | ROMS07 | ROMS06                            | ROMS05 | ROMS04      | ROMS03             | ROMS02      | ROMS01 | ROMS00 |  |
|          | substitution                                  | (RMW<br>prohibited)                      |        |                                   |        | ١           | W                  |             |        |        |  |
| RUNSUB4L | register 4                                    |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          | low                                           |                                          |        |                                   |        | Patch code  | (Lower 8 bits      | 5)          |        |        |  |
|          | Address<br>substitution<br>register 4<br>high |                                          | ROMS15 | ROMS14                            | ROMS13 | ROMS12      | ROMS11             | ROMS10      | ROMS09 | ROMS08 |  |
| ROMSUB4H |                                               | 425H<br>(RMW<br>prohibited)              | W      |                                   |        |             |                    |             |        |        |  |
|          |                                               |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          |                                               |                                          |        | •                                 |        | Patch code  | (Upper 8 bits      | 5)          |        |        |  |
|          | Address<br>compare<br>register 50             | 428H<br>(RMW<br>prohibited)              | ROMC07 | ROMC06                            | ROMC05 | ROMC04      | ROMC03             | ROMC02      | ROMC01 |        |  |
|          |                                               |                                          |        |                                   |        | W           |                    |             |        | /      |  |
| ROMCMP50 |                                               |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      |        |  |
|          |                                               |                                          |        | Target ROM address (Lower 7 bits) |        |             |                    |             |        |        |  |
|          |                                               | ess 429H<br>are (RMW<br>r 51 prohibited) | ROMC15 | ROMC14                            | ROMC13 | ROMC12      | ROMC11             | ROMC10      | ROMC09 | ROMC08 |  |
|          | Address                                       |                                          |        | •                                 |        | \           | W                  |             |        |        |  |
| ROMCMP51 | compare<br>register 51                        |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          |                                               |                                          |        | •                                 | Targe  | et ROM add  | ress (Middle       | 8 bits)     |        |        |  |
|          |                                               | 42AH<br>(RMW<br>prohibited)              | ROMC23 | ROMC22                            | ROMC21 | ROMC20      | ROMC19             | ROMC18      | ROMC17 | ROMC16 |  |
|          | Address                                       |                                          | W      |                                   |        |             |                    |             |        |        |  |
| ROMCMP52 | compare<br>register 52                        |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          | Tegister 52                                   |                                          |        |                                   | Targ   | et ROM add  | ress (Upper        | 8 bits)     |        |        |  |
| ROMSUB5L | Addroso                                       |                                          | ROMS07 | ROMS06                            | ROMS05 | ROMS04      | ROMS03             | ,<br>ROMS02 | ROMS01 | ROMS00 |  |
|          | substitution                                  | 42CH                                     |        |                                   |        | ۱           | W                  |             |        |        |  |
|          | register 5                                    | (RMW<br>prohibited)                      | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          | low                                           |                                          |        |                                   |        | Patch code  | (Lower 8 bits      | 3)          |        |        |  |
|          | م ما مانت                                     |                                          | ROMS15 | ROMS14                            | ROMS13 | ROMS12      | ROMS11             | ROMS10      | ROMS09 | ROMS08 |  |
|          | Address                                       | ion<br>5<br>prohibited)                  |        | I                                 | 1      | ۱           | W                  | -           |        |        |  |
| ROMSUB5H | register 5<br>high                            |                                          | 0      | 0                                 | 0      | 0           | 0                  | 0           | 0      | 0      |  |
|          |                                               |                                          |        | -                                 |        | Patch code  | Upper 8 hits       | s)          | -      |        |  |
|          | 1                                             | 1                                        |        |                                   |        |             | , = p p 0. 0 bitte | - /         |        |        |  |

Program patch logic (3/3)

# 6. I/O Port Equivalent-circuit Diagrams

• How to read circuit diagrams

The circuit diagrams in this chapter are drawn using the same gate symbols as for the 74HCxx series standard CMOS logic ICs.

The signal named STOP has a unique function. This signal goes active-high if the CPU sets the HALT bit when the HALTM[1:0] field in the SYSCR2 register is programmed to 01 (e.g., STOP mode) and the drive enable (DRVE) bit in the same register is cleared. If the DRVE bit is set, the STOP signal remains inactive (at logic 0).

- The input protection circuit has a resistor in the range of several tens to several hundreds of ohms.
- Port 0 (AD0 to AD7), Port 1 (AD8 to AD15, A8 to A15), Port 2 (A16 to A23, A0 to A7)



■ P30 ( RD ), P31 ( WR )



P32 to P37



Port 5 (AN0 to AN7)



P63 (INT0)



P40 to P43, P70 to P75, P80 to P87, PA0 to PA7



P61 (SO0/SDA0), P62 (SI0/SCL0), P91 (SO1/SDA1), P92 (SI1/SCL1), P93 (TXD1) Vcc ç Output data P-ch Open-drain output Vcc enable Q N-ch Programmable STOP pull-up resistor Pull-up enable Input/output Input data Schmitt trigger P60, P64 to P66, P90, P93 to P96 Vcc 0 Output data -P-ch Output enable STOP N-ch Input/output Input data Ē Schmitt trigger NMI - Input NMI 🗲 Schmitt trigger AM0, AM1 - Input ALE Vcc q Internal ALE → P-ch - Output N-ch Output enable

■ RESET



■ X1, X2



VREFH, VREFL



## 7. Points of Note and Restrictions

```
(1) Notations and terms
```

- a. I/O register fields are often referred to as <register\_mnemonic>.<field\_name> for the interest of brevity. For example, TRUN.TORUN means the TORUN bit in the TRUN register.
- b. Read-modify-write instructions

Read-modify-write instructions allow the CPU to read data from memory, manipulate the data and then write the result to the same memory address, through the execution of a single instruction.

Example 1: SET 3, (TRUN) Sets bit3 of the TRUN register.

Example 2: INC 1, (100H) Increments the data at address 100H by one.

• Read-modify-write instructions supported by the TLCS-900.

#### Exchange ΕX (mem), R Arithmetical operation ADD (mem), R/# ADC (mem), R/# SUB (mem), R/# SBC (mem), R/# INC #3. (mem) DEC #3, (mem) Logical operation AND (mem). R/# OR (mem), R/# XOR (mem), R/# Bit manipulation STCF #3/A, (mem) RES #3, (mem) SET #3, (mem) CHG #3, (mem) TSET #3, (mem) Rotation and shift RLC (mem) RRC (mem) RL (mem) RR (mem) SLA (mem) SRA (mem) SLL (mem) SRL (mem) RLD (mem) RRD (mem)

c. fc, fFPH, fSYS, state

fOSCH, fc: Clock frequency supplied via the X1 and X2 pins fFPH: Clock frequency selected by the GEAR[2:0] bit in the SYSCR1 fSYS: System clock frequency, created by dividing fFPH by two 1 state: One period of fSYS

- (2) Precautions and restrictions
  - a. AM0 and AM1 pins

The AM0 and AM1 pins must be connected to the  $DV_{CC}$  pin to ensure that their signal levels do not fluctuate during chip operation.

b. EMU0 and EMU1 pins

The EMU0 and EMU1 pins must be left open.

c. Reserved address space

The TMP91CW28 does not have any address space reserved.

d. Oscillator warm-up counter

If an external crystal is utilized, an interrupt signal programmed to bring the TMP91CW28 out of STOP mode triggers the on-chip warm-up counter. The system clock is not supplied to the on-chip logic until the warm-up counter expires.

e. Programmable pull-up resistors

When port pins are configured as input ports, the integrated pull-up resistors can be enabled and disabled under software control. The pull-up resistors are not programmable when port pins are configured as output ports, except for P61, P62, P91 and P92.

The relevant port registers (e.g., the P6 register) must be programmed by using store instructions; read-modify-write instructions cannot be used.

f. External bus mastership

The pin states while the bus is granted to an external device are described in section 3.5, I/O ports.

g. Watchdog timer

Upon reset, the watchdog timer is enabled. If the watchdog timer function is not required, it must be disabled after reset.

h. Watchdog timer

When relevant pins are configured as bus arbitration signals, the I/O peripherals including the watchdog timer can operate during external bus mastership.

i. AD converter

The ladder resistor network between the VREFH and VREFL pins can be disconnected under software control. If it is necessary to reduce power dissipation in STOP mode, the ladder resistor network should be disconnected before executing the HALT instruction.

j. CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can write or read control registers within the CPU, such as the transfer source register (DMASn).

k. Undefined bits in I/O registers

Undefined I/O register bits are read as undefined states. Therefore, software must be coded without relying on the states of any undefined bits.

l. POP SR instruction

The POP SR instruction must be executed in DI mode.

8. Package Dimensions

P-LQFP100-1414-0.50F

Unit: mm

