

LD49300


3A Very low drop for low output voltage regulator

Feature summary

- Input voltage range:
 V_I = 1.4V to 5.5V
 V_{BIAS} = 3V to 6V
- Stable with ceramic capacitor
- ±1.5% initial tolerance
- Maximum dropout voltage (V_I V_O) of 400mV over temperature
- Adjustable output voltage down to 0.8V
- Ultra fast transient response (up to 10MHz bandwidth)
- Excellent line and load regulation specifications
- Logic controlled shutdown option
- Thermal shutdown and current limit protection
- Junction temperature range: -25°C to 125°C

Description

The LD49300 is a high-bandwidth, low-dropout, 3.0A voltage regulator, ideal for powering core voltages of low-power microprocessors. The LD49300 implements a dual supply configuration allowing for very low output impedance and very fast transient response. The LD49300 requires a bias input supply and a main input supply, allowing for ultra-low input voltages on the main supply rail. The input supply operates from 1.4V to



5.5V and the bias supply requires between 3V and 6V for proper operation. The LD49300 offers fixed output voltages from 0.8V to 1.8V and adjustable output voltages down to 0.8V.

The LD49300 requires a minimum output capacitance for stability, and work optimally with small ceramic capacitors.

Applications

- Graphics processors
- PC Add-In Cards
- Microprocessor core voltage supply
- Low voltage digital ICs
- High Efficiency Linear power supplies
- SMPS post regulators

Order code

Part number	Package	Packaging
LD49300PT08R ⁽¹⁾	PPAK (Tape&Reel)	2500 parts per reel
LD49300PT10R	PPAK (Tape&Reel)	2500 parts per reel
LD49300PT12R	PPAK (Tape&Reel)	2500 parts per reel

1. Adjustable Version.


December 2006

Contents

1	Typical application circuits						
2	Alternative application circuits						
3	Pin c	Pin configuration					
4	Diag	am6					
5	Maxi	mum ratings					
6	Elect	rical characteristics8					
7	Туріс	al characteristics					
8	Appli	cation hints					
	8.1	Input supply voltage (V _{IN}) 13					
	8.2	Bias supply voltage (V _{BIAS})					
	8.3	External capacitors					
	8.4	Output capacitor					
	8.5	Minimum load current					
	8.6	V _{IN} and V _{BIAS} power sequencing					
	8.7	Power dissipation/heatsinking 14					
	8.8	Heatsinking PPAK package 15					
	8.9	Adjustable regulator design 15					
	8.10	Enable					
9	Pack	age mechanical data 16					
10	Revis	sion history					



1 Typical application circuits







Figure 2. Fixed version with Enable





2 Alternative application circuits





Figure 3. Single supply voltage solution

Figure 4. LD49300 plus DC/DC pre-regulator to reduce power dissipation





3 Pin configuration

Figure 5. Pin connections (top view)





Table 1. Pin description

Pln n°	Symbol	Note
4	EN	Enable (Input): Logic High = Enable, Logic Low = Shutdown.
1	ADJ	Adjustable regulator feedback input. Connect to resistor voltage divider.
2	V _{IN}	Input voltage which supplies current to the output power device.
3	GND	Ground (TAB is connected to ground).
4	V _{OUT}	Regulator output.
5	V _{BIAS}	Input bias voltage for powering all circuitry on the regulator with the exception of the output power device.



4 Diagram







5 Maximum ratings

Table 2.Absolute maximum	ratings
--------------------------	---------

Symbol	Parameter	Value	Unit
V _{IN}	Supply voltage	-0.3 to 7	V
M	Output voltage	-0.3 to V _{IN} + 0.3	v
V _{OUT}	Output voltage	-0.3 to V _{BIAS} + 0.3	v
V _{BIAS}	BIAS Supply voltage	-0.3 to 7	V
V _{EN}	Enable input voltage	-0.3 to 7	V
PD	Power dissipation	Internally Limited	
T _{STG}	Storage temperature range	-50 to 150	°C

Note: 1 Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional Operation under these conditions is not implied.

2 All the values are referred to ground.

Table 3. Operating ratings

Symbol	Parameter	Value	Unit
V _{IN}	Supply voltage	1.4 to 5.5	V
V _{OUT}	Output voltage	0.8 to 4.5	V
V _{BIAS}	BIAS Supply voltage	3 to 6	V
V _{EN}	Enable input voltage	0 to V _{BIAS}	V
TJ	Junction temperature range	-25 to 125	°C



6 Electrical characteristics

Table 4. Electrical characteristics


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
M.		$T_J = 25^{\circ}C$, fixed voltage options	-1.5		1.5	%	
Vo	Output voltage accuracy	Over temperature range	-3		3	- 70	
V _{LINE}	Line regulation	$V_{I} = V_{O} + 1V$ to 5.5V	-0.1		0.1	%/V	
V _{LOAD}	Load regulation	$I_L = 0$ mA to 3A, $V_{BIAS} \ge 3V$			1	%	
M.	Dropout voltage (V ₁ - V ₀)	I _L = 1.5A			200	m\/	
V _{DROP}	Diopout voltage (v ₁ - v ₀)	I _L = 3A			400	mV	
V _{DROP}	Dropout voltage (V _{BIAS} - V _O)	$I_{L} = 3A^{(1)}$		1.5	2.1	V	
1		$I_L = 0mA$		4	6	mA	
I _{GND}	Ground pin current	I _L = 3A		4	6		
I _{GND_SHD}	Ground pin current in shutdown	V _{EN} ≤0.4V ⁽²⁾			5	μA	
	Current through V	$I_L = 0mA$		3	5	mA	
IVBIAS	Current through V _{BIAS}	I _L = 3A		3	5		
١ _L	Current limit	$V_{O} = 0V$	4.5			Α	
Enable Inp	ut ⁽²⁾		. <u>.</u>				
V	Enable input threshold (fixed	Regulator Enable	1.4		1	V	
V_{EN}	voltage only)	Regulator Shutdown			0.4	V	
I _{EN}	Enable pin input current			0.1	1	μA	
Reference							
V _{REF}	Poforonoo voltago	$T_J = 25^{\circ}C$	0.788	0.8	0.812	v	
	Reference voltage	Over temperature range	0.776	0.8	0.824	v	
SVR		$V_{\rm I} = 2.5 V \pm 0.5 V, V_{\rm O} = 1 V,$		68		dB	
0011	Supply voltage rejection	$F = 120Hz, V_{BIAS} = 3.3V$		00		UD	


1. For $V_O \leq\!\! 1V, \, V_{BIAS}$ dropout specification does not apply due to a minimum 3V V_{BIAS} input.


2. Fixed output voltage version only.



Typical characteristics 7

















Figure 12. Dropout voltage (V_{IN}-V_{OUT}) vs temperature



9/20

Figure 13. Dropout voltage (V_{IN}-V_{OUT}) vs temperature








Figure 16.

Figure 17. Supply voltage rejection vs output Figure 18. Stability region vs C_{OUT} & High ESR current




Figure 14. V_{BIAS} pin current vs temperature

Quiescent current vs temperature

57






Figure 19. Stability region vs C_{OUT} & Low ESR Figure 20. V_{BIAS} Start Up transient (V_{IN} Start Up before V_{BIAS})





Figure 22. V_{IN} Start Up transient response $(V_{BIAS}$ Start Up before $V_{IN})$





VIN T_{rise}=30µs \mathbf{V}_{IN} T_{rise}=1µs VBIAS VBIAS Vout Not valid for ADJ VOUT version 2.0µs/p M 20.0µs 2.5MS/s A D11 / 680mV 400ns/pt M 100µs 500kS/s A Ch3 / 380mV Ch3 Ch3 500mV 500mV


V_{IN} Start Up transient response (V_{BIAS} Start Up before V_{IN}) Figure 23.



 $V_{IN} = V_{INH} = 2.5V, V_{BIAS} = 3.1V, V_{OUT} = 1V, C_{OUT} = 1\mu F$

Figure 25. Load transient response

 V_{IN} =2.5V, V_{BIAS} = V_{INH} =3.1V, V_{OUT} =1V, C_{OUT} =1 μ F





8 Application hints

The LD49300 is an ultra-high performance, low dropout linear regulator, designed for high current application that requires fast transient response. The LD49300 operates from two input voltages, to reduce dropout voltage. The LD49300 is designed so that a minimum of external component are necessary.

8.1 Input supply voltage (V_{IN})

 $V_{\rm IN}$ provides the power input current to the LD49300. The minimum input voltage can be as low as 1.4V, allowing conversion from very low voltage supplies to achieve low output voltage levels with very low power dissipation.

8.2 Bias supply voltage (V_{BIAS})

The LD49300 control circuitry is supplied the V_{BIAS} pin which requires a very low bias current (3mA typ.) even at the maximum output current level (3A). A bypass capacitor on the bias pin is recommended to improve the performance of the LD49300 during line and load transient. The small ceramic capacitor from V_{BIAS} to ground reduces high frequency noise that could be injected into the control circuitry from the bias rail. In typical applications a 1µF ceramic chip capacitor may be used. The V_{BIAS} input voltage must be 2.1V above the output voltage, with a minimum V_{BIAS} input voltage of 3V.

8.3 External capacitors

To assure regulator stability, input and output capacitors are required as shown in the typical application circuit.

8.4 Output capacitor

The LD49300 requires a minimum output capacitance to maintain stability. A ceramic chip capacitor of at least 1µF is required. However, specific capacitor selection could be needed to ensure the transient response. A 1µF ceramic chip capacitor satisfies most applications but 10µF is recommended to ensure better transient performances. In applications where the V_{IN} level is close to the maximum operating voltage (V_{IN}>4V), it is strongly recommended to use an output capacitors of, at least, 10µF in order to avoid over-voltage stress on the Input/output power pins during short circuit conditions due to parasitic inductive effect. The output capacitor must be located as close as possible to the output pin of the LD49300. The ESR (equivalent series resistance) of the output capacitor must be within the "STABLE" region as shown in the typical characteristics figures. Both ceramic and tantalum capacitors are suitable.

8.5 Minimum load current

The LD49300 does not require a minimum load to maintain output voltage regulation.



8.6 V_{IN} and V_{BIAS} power sequencing

In common applications where the power on transient of V_{IN} and V_{BIAS} voltages are not particularly fast (T_r>100µs), no power sequencing is required. Where voltage transient input (T_r<100µs) is very fast, it is recommended to have the V_{IN} voltage present before or, at least, at the same time as the V_{BIAS} voltage in order to avoid overvoltage spikes during the power on transient (refer to the figures in the typical characteristics). Where V_{IN} transient input (T_r<<100µs) is very fast for the fixed V_{OUT} versions, it is possible to avoid start-up overvoltage spikes by pulling the V_{INH} pin up to V_{IN} voltage (refer to relative typical characteristics figures at pages 11 and 12).

8.7 Power dissipation/heatsinking

A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by:

 $P_{D} = V_{IN} \times I_{IN} + V_{BIAS} \times I_{BIAS} - V_{OUT} \times I_{OUT}$

Where:

- V_{IN}, Input supply voltage
- V_{BIAS}, Bias supply voltage
- V_{OUT}, Output voltage
- I_{OUT}, Load current

From this data, we can calculate the thermal resistance (θ_{SA}) required for the heat sink using the following formula:

 $\theta_{SA} = (T_J - T_A/P_D) - (\theta_{JC} + \theta_{CS})$

The maximum allowed temperature rise (T_{Rmax}) depends on the maximum ambient temperature (T_{Amax}) of the application, and the maximum allowable junction temperature (T_{Jmax}) :

 $T_{Rmax} = T_{Jmax} - T_{Amax}$

The maximum allowable value for junction to ambient thermal resistance, θ_{JA} , can be calculated using the formula:

 $\theta_{JAmax} = T_{Rmax} / P_D$

This part is available for the PPAK package.

The thermal resistance depends on the amount of copper area or heat sink, and on air flow. If the maximum allowable value of θ_{JA} calculated above is ≥ 100 °C/W for the PPAK package, no heatsink is needed since the package can dissipate enough heat to satisfy these requirements. If the value for allowable θ_{JA} falls below these limits, a heat sink is required as described below.




8.8 Heatsinking PPAK package

The PPAK package uses the copper plane on the PCB as a heatsink. The tab of these packages is soldered to the copper plane for heat sinking. It is also possible to use the PCB ground plane a heatsink. This area can be the inner GND layer of a multi-layer PCB, or, in a dual layer PCB, it can be an unbroken GND area on the opposite side where the IC is situated with a dissipating area thermally connected through vias holes, filled by solder.

Figure 26 shows a curve for θ_{JA} of the PPAK package for different copper area sizes, using a typical PCB with 1/16 in thick G10/FR4.

Figure 26. θ_{JA} vs Copper Area for PPAK package



8.9 Adjustable regulator design

The LD49300 adjustable version allows fixing output voltage anywhere between 0.8V and 4.5V using two resistors as shown in the typical application circuit. For example, to fix the R1 resistor value between V_{OUT} and the ADJ pin, the resistor value between ADJ and GND (R2) is calculated by:

R2 = R1 [0.8/(V_{OUT} - 0.8)]

Where V_{OUT} is the desired output voltage.

It is suggested to use R1 values lower than $10K\Omega$ to obtain better load transient performances. Even, higher values up to $100K\Omega$ are suitable.

8.10 Enable

The fixed output voltage versions of LD49300 feature an active high Enable input (EN) that allows on-off control of the regulator. The EN input threshold is guaranteed between 0.4V and 1.4V, for simple logic interfacing. The regulator is set in shut down mode when V_{EN} <0.4V and it is in operating mode (V_{OUT} activated) when V_{EN} >1.4V. If not in use, the EN pin must be tied directly to the V_{IN} to keep the regulator continuously activated. The En pin must not be left at high impedance.




9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.



DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
Α	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.4		0.6	0.015		0.023
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.201	
Е	6.4		6.6	0.252		0.260
E1		4.7			0.185	
е		1.27			0.050	
G	4.9		5.25	0.193		0.206
G1	2.38		2.7	0.093		0.106
Н	9.35		10.1	0.368		0.397
L2		0.8	1		0.031	0.039
L4	0.6		1	0.023		0.039
L5	1			0.039		




PPAK MECHANICAL DATA

17/20

57

DIM.		mm.		inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А			330			12.992
С	12.8	13.0	13.2	0.504	0.512	0.519
D	20.2			0.795		
Ν	60			2.362		
Т			22.4			0.882
Ao	6.80	6.90	7.00	0.268	0.272	0.2.76
Во	10.40	10.50	10.60	0.409	0.413	0.417
Ko	2.55	2.65	2.75	0.100	0.104	0.105
Po	3.9	4.0	4.1	0.153	0.157	0.161
Р	7.9	8.0	8.1	0.311	0.315	0.319



Tape & Reel DPAK-PPAK MECHANICAL DATA



10 Revision history

Table 5.Revision history

Date	Revision	Changes
20-Nov-2006	1	Initial release.
01-Dec-2006	2	Add note in cover page : Order code.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

