10-Channel Serial-Input Latched Display Driver

Features

- High output voltage 80V
- ► High speed 5MHz @ 5.0V_{DD}
- Low power I_{BB} ≤ 0.1mA (all high)
- ► Active pull down 100µA min
- Output source current 100mA at 60V V_{DD}
- ► Each device drives 10 lines
- ► High-speed serially-shifted data input
- ▶ 5.0V CMOS-compatible inputs
- ► Latches on all driver outputs
- Pin-compatible replacement for UCN5810A and TL4810A, TL4810B

Applications

- ► High speed dot matrix print head driver
- VFD (vacuum fluorescent display) driver

Ordering Information

Device	Package Options							
Device	20-J Lead PLCC	20-Lead SOW						
HV6810	HV6810PJ-G	HV6810WG-G						

-G indicates package is RoHS compliant ('Green')





Absolute Maximum Ratings

Parameter	Value
Logic supply voltage, V _{DD} ⁽¹⁾	7.5V
Driver supply voltage, V _{BB} ⁽¹⁾	90V
Output voltage ⁽¹⁾	90V
Input voltage ⁽¹⁾	-0.3V to V _{DD} + 0.3V
Continuous total power dissipation at 25°C free-air temperature 20-J Lead PLCC (PJ) 20-Lead SOW (WG)	1000mW ⁽²⁾ 1000mW ⁽²⁾
Operating temperature range	-45°C +85°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- (1) All voltages are referenced to $V_{\rm ss}$.
- (2) For operation above 25°C ambient derate linearly to 85°C at 16.7mW/°C.


General Description

The HV6810 is a monolithic integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large displays.


A 10-bit data word is serially loaded into the shift register on the positive-going transition of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high, and is latched when the latch enable is low. When the blanking input is high, all of the outputs are low.

Outputs are structures formed by double-diffused MOS (DMOS) transistors with output voltage ratings of 80V and 25mA source-current capability. All inputs are compatible with CMOS levels.


Pin Configurations



Product Marking



20-J Lead PLCC (PJ)



20-Lead SOW (WG)

Recommended Operating Conditions

Sym	Parameter	Min	Тур	Max	Units	Conditions
V _{DD}	Supply voltage	4.5	-	5.5	V	
$V_{_{\mathrm{BB}}}$	Supply voltage	20	-	80	V	
V _{ss}	Supply voltage	-	0	-	V	
V _{IH}	High-level input voltage (for $V_{DD} = 5.0V$)	3.5	-	5.3	V	
V _{IL}	Low-level input voltage	-0.3	-	0.8	V	
I _{OH}	Continuous high-level Q output current	-25	-	-	mA	
f _{CLK}	Clock frequency	-	-	5.0	MHz	
T _A	Operating ambient temperature	-40	-	+85	°C	

Power-Up / Power-Down Sequence

Step	Description
1	Connect ground V _{ss}
2	Apply V _{DD}
3	Set all inputs (Data, CLK, Enable, etc.) to a known state
4	Apply V _{BB}
5	The V_{BB} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

DC Electrical Characteristics

 $(V_{DD} = 5V \pm 10\%, V_{BB} = 60V, V_{SS} = 0, T_A = 25^{\circ}C \text{ unless otherwise noted})$

Sym	Parameter		Min	Тур	Max	Units	Conditions
V	High lovel output voltage	Q outputs	57.5	58	-	V	I _{OH} = 25mA
V _{OH}	High level output voltage	Serial output	4.0	4.5	-	V	$V_{DD} = 4.5V, I_{OL} = -100 \mu A$
V _{OL}	Low level output voltage	Q outputs	-	0.15	1.0	V	I _{OH} = 100μA, blanking input at V _{DD}
OL OL		Serial output	-	0.05	0.1		$V_{DD} = 4.5V, I_{OL} = 100 \mu A$
I _{OL}	Low level Q output current (pul	60	80	-	μA	$T_A = Max, V_{OL} = 0.7V$	
I _{O(OFF)}	Off-state output current	-	-1.0	-15	μA	$V_{o} = 0$, Blanking input $T_{A} = Max$ at V_{DD}	
I _H	High level input current		-		1.0	μA	$V_I = V_{DD}$
	Supply ourrant from // (atond	D. ()	-	10	50		All inputs at 0V, one Q output high
I _{DD}	Supply current from V _{DD} (stand	-	10	50	μA	All inputs at 0V, all Q outputs low	
	Supply current from V		-	0.05	0.1	mA	All outputs low, all Q outputs open
I _{BB}	Supply current from V _{BB}	-	0.05	0.1	IIIA	All outputs high, all Q outputs open	

^{*} All typical values are at $T_A = 25^{\circ}$ C except for I_{\odot} .


AC Electrical Characteristics


(Timing requirements over recommended operating conditions)

Sym	Parameter	Min	Тур	Max	Units	Conditions
t _{w(CKH)}	Pulse duration, clock high	100	-	-	ns	
t _{W(LEH)}	Pulse duration, latch enable high	100	-	-	ns	
t _{SU(D)}	Setup time, data before clock	50	-	-	ns	
t _{H(D)}	Hold time, data after clock	50	-	-	ns	
t _{CKH-LEH}	Delay time, clock to latch enable high	50	-	-	ns	
t _{PD} *	Propagation delay time, latch enable to output	-	0.3	-	ns	


^{*} Switching characteristics, $V_{\rm BB}$ = 60V, $T_{\rm A}$ = 25°C

Switching Waveforms






Timing Diagram




Input and Output Equivalent Circuits



Functional Block Diagram

Logic Diagram (positive logic)



Function Table

Serial Data Input	Clock Input	Shift Register Contents I ₁ I ₂ I ₃ I _{N-1} I _N	Serial Data Output	Strobe Input			Output Contents I ₁ I ₂ I ₃ I _{N-1} I _N
Н		H R ₁ R ₂ R _{N-2} R _{N-1}	R _{N-1}				
L		L R ₁ R ₂ R _{N-2} R _{N-1}	R _{N-1}				
Х		$R_1 R_2 R_3 R_{N-1} R_N$	R _N			_ 	
		X X X X X	X	L	$R_1 R_2 R_3 R_{N-1} R_N$		
		P ₁ P ₂ P ₃ P _{N-1} P _N	P _N	Н	P ₁ P ₂ P ₃ P _{N-1} P _N	L	P ₁ P ₂ P ₃ P _{N-1} P _N
					x x x x x	Н	LLL L L

Pin Descriptions

HV6810 20-J Lead PLCC (PJ)

Pin	Function	Description
1	Q8	
2	Q7	High voltage output.
3	Q6	
4	CLOCK	Input data are shifted into the data shift register on the thepostive edge of the clock.
5	N/C	No connection.
6	VSS	Usually $V_{ss} = 0$, ground connection.
7	VDD	Low voltage power supply.
8	LE (STROBE)	When LE is high, data is transferred from data shift register to the Q output latch. When LE is low, data is latched into data latches and new data can be clocked into the shift register.
9	Q5	
10	Q4	
11	Q3	High voltage output.
12	Q2	
13	Q1	
14	BLANKING	When blanking is low, all Q's are forced to a high state, regardless of data in each channel. When OL is low, all Q's are forced to a low state, regardless of data in each channel.
15	DATA IN	Input data for the input shift register.
16	N/C	No connection.
17	VBB	High voltage power supply.
18	SERIAL DATA OUT	Output data from the shift register.
19	Q10	High voltage output.
20	Q9	Tiigii voitage output.


Pin Descriptions

HV6810 20-Lead SOW (WG)

Pin	Function	
1	Q8	
2	Q7	High voltage output.
3	Q6	
4	CLOCK	Input data are shifted into the data shift register on the thepostive edge of the clock.
5	VSS	Usually V _{ss} = 0, ground connection.
6	N/C	No connection.
7	VDD	Low voltage power supply.
8	LE (STROBE)	When LE is high, data is transferred from data shift register to the Q output latch. When LE is low, data is latched into data latches and new data can be clocked into the shift register
9	Q5	
10	Q4	
11	Q3	High voltage output.
12	Q2	
13	Q1	
14	BLANKING	When blanking is low, all Q's are forced to a high state, regardless of data in each channel. When OL is low, all Q's are forced to a low state, regardless of data in each channel.
15	DATA IN	Input data for the input shift register.
16	VBB	High voltage power supply.
17	SERIAL DATA OUT	Output data from the shift register.
18	N/C	No connection.
19	Q10	High voltage output.
20	Q9	Tiigii voitage output.

20-J Lead PLCC Package Outline (PJ)

.353x.353in body, .180in height (max.), .050in pitch




Note 1:A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbol		Α	A1	A2	b	b1	D	D1	Е	E1	е
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.385	.350	.385	.350	
	NOM	.172	.105	-	-	-	.390	.353	.390	.353	.050 BSC
(inches)	MAX	.180	.120	.083	.021	.032	.395	.356	.395	.356	ВОО

JEDEC Registration MS-018, Variation AA, Issue A, June, 1993. **Drawings not to scale.**

20-Lead SOW (Wide Body) Package Outline (WG)

12.80x7.50mm body, 2.65mm height (max), 1.27mm pitch



Note 1:

This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbo	ol	Α	A1	A2	b	D	Е	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	2.15	0.10	2.05	0.31	12.60	9.97	7.40		0.25	0.40			0°	5°
	NOM	-	-	-	-	12.80	10.30	7.50	1.27 BSC	-	-	1.40 REF	0.25 BSC	-	-
(11111)	MAX	2.65	0.30	2.55	0.51	13.00	10.63	7.60	500	0.75	1.27	NLI		8 °	15°

JEDEC Registration MS-013, Variation AC, Issue E, Sep. 2005. **Drawings not to scale.**

(The package drawings in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.