64-Channel Serial to Parallel Converter with P-Channel Open Drain Controllable Output Current

Features

- HVCMOS® technology
- 5.0V CMOS Logic
- Output voltage up to -85V
- Output current source control
- ▶ 16MHz equivalent data rate
- Latched data outputs
- Foreward and reverse shifting options (DIR pin)
- Diode to VDD allows efficient power recovery


General Description

The HV570 is a low-voltage serial to high-voltage parallel converter with P-channel open drain outputs. This device has been designed for use as a driver for plasma panels.

The device has two parallel 32-bit shift registers, permitting data rates twice the speed of one (they are clocked together). There are also 64 latches and control logic to perform the blanking of the outputs. HV $_{\rm OUT}$ 1 is connected to the first stage of the first shift register through the blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to V $_{\rm DD}$. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HV $_{\rm OUT}$ 64). Operation of the shift register is not affected by the LE (latch enable), or the BL (blanking) inputs. Transfer of data from the shift registers to latches occurs when the LE input is high. The data in the latches is stored when LE is low.

The HV570 has 64 channels of output constant current sourcing capability. They are adjustable from 0.1 to 2.0mA through one external resistor or a current source.

Functional Block Diagram



Note:

Each SR (shift register) provides 32 outputs. SR1 supplies outputs 1 to 32 and SR2 supplies outputs 33 to 64.

Ordering Information

Device	Package Options
Device	80-Lead PQFP
HV57009	HV57009PG-G

⁻G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings

Parameter	Value
Supply voltage, V _{DD} ¹	-0.5V to +7.5V
Output voltage , V _{pp} ¹	V _{DD} + 0.5V to -95V
Logic input levels ¹	-0.3V to V _{DD} + 0.3V
Ground current ²	1.5A
Continuous total power dissipation ³	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C
Lead temperature 1.6mm from case for 10 seconds	260°C


Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Notes:

- 1. All voltages are referenced to $V_{\rm ss}$
- 2. Limited by the total dissipated in the package.
- 3. For operation above 25°C ambiant derate linearly to maximum operating temperature at 20mW/°C.



Pin Configuration



Product Marking



L = Lot Number
YY = Year Sealed
WW = Week Sealed
C = Country of Origin
A = Assembler ID
—— = "Green" Packaging

80-Lead PQFP (PG)

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V _{DD}	Logic supply voltage	4.5	5.5	V
HV _{out}	HV output off voltage	-85	$V_{_{\mathrm{DD}}}$	V
V _{IH}	High-level input voltage	V _{DD} - 1.2V	-	V
V _{IL}	Low-level input voltage	0	1.2	V
£	Clask fraguency nor register	DC	8.0	NALI-
f _{CLK}	Clock frequency per register	DC	4.5	MHz
T _A	Operating free-air temperature	-40	+85	°C

Notes:

Power-up sequence should be the following:

- 1. Apply ground
- 2. Apply V_{DD}
- 3. Set all inputs $(D_{IN}, CLK, \overline{LE})$ to a known state

Power-down sequence should be the reverse of the above

DC Electrical Characteristics (All voltages are referenced to V_{SS} , V_{SS} = 0, T_A = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions	
I _{DD}	V _{DD} supply current	-	15	mA	$V_{DD} = V_{DD} \text{ max}, f_{CLK} = 8.0 \text{MHz}$	
I _{NN}	High voltage supply c	-	-10	μA	Outputs off, HV _{OUT} = -85V (total of all outputs)	
I _{DDQ}	Quiescent V _{DD} supply	-	100	μA	All inputs = V_{DD} , except +IN = V_{SS} = GND	
\ \ <u>\</u>	High level output	Data Out V _{DD} - 0.5		-	V	I _o = -100μA
V _{OH}	High level output	HV _{OUT}	+1.0	$V_{_{\mathrm{DD}}}$	V	I _o = -2.0mA
V _{OL}	Low level output	Data Out	-	+0.5	V	I _o = 100μA
I _{IH}	High-level logic input	current	-	1.0	μA	$V_{IH} = V_{DD}$
I _{IL}	Low-level logic input	current	-	-1.0	μA	V _{IL} = 0V
	High output course of	-	-2.0	mA	V _{REF} = 2.0V, R _{EXT} = 1K, see Figures 1a and 1b	
I _{cs}	High output source cu	urrent	-0.1	-	mA	V _{REF} = 0.1V, R _{EXT} = 1K, see Figures 1a and 1b
ΔI _{cs}	HV output source cur	rent for I _{REF} = 2.0mA	-	10	%	V _{REF} = 2.0V, R _{EXT} = 1K


Note:

Current going out of the chip is considered negative.


AC Electrical Characteristics (Logic signal inputs and data inputs have t_r , $t_r \le 5$ ns [10% and 90% points] for measurements)

Symbol	Parameter	Min	Max	Units	Conditions
£	Clasic fragments	DC	8.0	N 41 1—	Per register
f _{CLK}	Clock frequency	DC	4.5	MHz	When cascading devices
t_{WL}, t_{WH}	Clock width high or low	62	-	ns	
t _{su}	Data set-up time before clock rises	20	-	ns	
t _H	Data hold time after clock rises	15	-	ns	
t_{on}, t_{off}	Time from latch enable to HV _{OUT}	-	500	ns	C _L = 15pF
t _{DHL}	Delay time clock to data high to low	-	150	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high	-	150	ns	C _L = 15pF
t _{DLE}	Delay time clock to LE low to high	45	-	ns	
t _{wle}	LE pulse width	25	-	ns	
t _{SLE}	LE set-up time before clock rises	0	-	ns	
t _r , t _f	Max. allowable clock rise and fall time (10% and 90% points)	-	100	ns	


Input and Output Equivalent Circuits



Shift Register Operation



Switching Waveforms



Function Table

		ln	puts			Outputs				
Function	Data In	CLK	LE	BL	DIR	Shift Reg	HV Outputs	Data Out		
All O/P high	Х	Х	Х	L	Х	*	ON	*		
Data falls through	L		Н	Н	Х	LL	ON	L		
(latches transparent)	Н		Н	Н	Х	НН	OFF	Н		
Data stored in latches	Х	Х	L	Н	Х	*	Inversion of stored data	*		
	DI/O1-2A		Н	Н	Н	$Q_n \rightarrow Q_{n+1}$	New ON or OFF	DI/O1-2B		
I/O relation	DI/O1-2A		L	Н	Н	$Q_n \rightarrow Q_{n+1}$	Previous ON or OFF	DI/O1-2B		
	DI/O1-2B		L	Н	L	$Q_n \rightarrow Q_{n-1}$	Previous ON or OFF	DI/O1-2A		
	DI/O1-2B		Н	Н	L	$Q_n \rightarrow Q_{n-1}$	New ON or OFF	DI/O1-2A		

Note:

^{* =} dependent on previous stage's state. See Figure 7 for DIN and DOUT pin designation for CW and CCW shift.

 $H = V_{DD} (Logic)/V_{NN} (HV Outputs)$

 $L = V_{SS}$

Typical Current Programing Circuits




Figure 1a: Negative Control

Since
$$I_{OUT} = I_{REF} = \frac{|V_{REF}|}{R_{EXT}}$$

Therefore:

If I
$$_{\text{OUT}}$$
 = 2.0mA and V $_{\text{REF}}$ = -5.0V \rightarrow R $_{\text{EXT}}$ = 2.5K Ω . If I $_{\text{OUT}}$ = 1.0mA and R $_{\text{EXT}}$ = 1.0K Ω \rightarrow V $_{\text{REF}}$ = -1.0V.

If R_{EXT} >10K Ω , add series network R_{D} and C_{D} to ground for stability as shown.

This control method behaves linearly as long as the operational amplifier is not saturated. However, it requires a negative power source and needs to provide a current $I_{REF} = I_{OUT}$ for each HV570 chip being controlled.

If $HV_{OUT} \ge +1.0V$, the HV_{OUT} cascode may no longer operate as a perfect current source, and the output current will diminish. This effect depends on the magnitude of the output current.




Figure 1b: Positive Control

*Required if R_{EXT} > 10K Ω or R_{EXT} is replaced by a constant current source.


Given I_{OUT} and V_{REF} , the R_{EXT} can be calculated by using:

$$R_{EXT} = \frac{V_{REF}}{I_{REF}} = \frac{V_{REF}}{I_{OUT}}$$

The intersection of a set of I_{OUT} and V_{REF} values can be located in the graph shown below. The value picked for R_{EXT} must always be in the shaded area for linear operation. This control method has the advantage that V_{REF} is positive, and draws only leakage current. If $R_{\text{EXT}} > 10 \text{K}\Omega,$ add series network R_{D} and C_{D} to ground for stability as shown.

Note:

Lower reference current I_{REP} results in higher distortion, $\Delta I_{CS'}$ on the output.



Pin Function

Pin #	Function							
1	HVOUT24							
2	HVOUT23							
3	HVOUT22							
4	HVOUT21							
5	HVOUT20							
6	HVOUT29							
7	HVOUT18							
8	HVOUT17							
9	HVOUT16							
10	HVOUT15							
11	HVOUT14							
12	HVOUT13							
13	HVOUT12							
14	HVOUT11							
15	HVOUT10							
16	HVOUT9							
17	HVOUT8							
18	HVOUT7							
19	HVOUT6							
20	HVOUT5							

Pin #	Function
21	HVOUT4
22	HVOUT3
23	HVOUT2
24	HVOUT1
25	DIO/1A
26	DI/O2A
27	NC
28	NC
29	LE
30	CLK
31	BL
32	VSS
33	DIR
34	VDD
35	-IN
36	DI/O2B
37	DI/O1B
37	NC
39	+IN
40	VBP

Pin #	Function
41	HVOUT64
42	HVOUT63
43	HVOUT62
44	HVOUT61
45	HVOUT60
46	HVOUT59
47	HVOUT58
48	HVOUT57
49	HVOUT56
50	HVOUT55
51	HVOUT54
52	HVOUT53
53	HVOUT52
54	HVOUT51
55	HVOUT50
56	HVOUT49
57	HVOUT48
58	HVOUT47
59	HVOUT46
60	HVOUT45

Pin #	Function
61	HVOUT44
62	HVOUT43
63	HVOUT42
64	HVOUT41
65	HVOUT40
66	HVOUT39
67	HVOUT38
68	HVOUT37
69	HVOUT36
70	HVOUT35
71	HVOUT34
72	HVOUT33
73	HVOUT32
74	HVOUT31
75	HVOUT30
76	HVOUT29
77	HVOUT28
78	HVOUT27
79	HVOUT26
80	HVOUT25

Note:

one.


Pin designation for DIR = V_{DD}.

A 0.1μF capacitor is needed between V_{DD} and V_{BP} (pin 40) for better output current stability and to prevent transient cross-coupling between outputs.

See Fig. 1a and 1b.

80-Lead PQFP Package Outline (PG)

20x14mm body, 0.80mm pitch



Note 1:

A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbo	ol	Α	A1	A2	b	D	D1	Е	E1	е	L	L1	L2	θ	θ1
	MIN	2.80	0.25	2.55	0.30	23.65	19.80	17.65	13.80		0.73	4.05	0.05	0°	5°
Dimension (mm)	NOM	-	-	2.80	-	23.90	20.00	17.90	14.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5°	-
(11111)	MAX	3.40	-	3.05	0.45	24.15	20.20	18.15	14.20	ВОО	1.03	IVEI	ВОО	7°	16°

JEDEC Registration MO-112, Variation CB-1, Issue B, Sept.1995.

Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

