

ML12509 ML12511 ML12513 MECL PLL Components Dual Modulus Prescaler

Legacy Device: Motorola 12509, 12511, 12513

These devices are two-modulus prescalers which will divide by 5 and 6, 8 and 9, respectively. A MECL-to-MTTL translator is provided to interface directly with the Motorola MC12014 Counter Control Logic. In addition, there is a buffered clock input and MECL bias voltage source.

- ML12509 480 MHz (÷5/6), ML12511 550 MHz (÷8/9), ML12513 550 MHz (÷10/11)
- MECL to MTTL Translator on Chip
- MECL and MTTL Enable Inputs
- 5.0 or -5.2 V Operation*
- Buffered Clock Input Series Input RC Typ, 20 Ω and 4.0 pF
- VBB Reference Voltage
- 310 mW (Typ)

* When using a 5.0 V supply, apply 5.0 V to Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), Pin 16 (V_{CC}), and ground Pin 8 (V_{EE}). When using -5.2 V supply, ground Pin 1 (V_{CCO}), Pin 6 (MTTL V_{CC}), and Pin 16 (V_{CC}) and apply -5.2 V to Pin 8 (V_{EE}). If the translator is not required, Pin 6 may be left open to conserve DC power drain.


MAXIMUM RATINGS


Characteristic	Symbol	Rating	Unit
(Ratings above which device life ma	ay be impaired	(k	
Power Supply Voltage (V _{CC} = 0)	VEE	-8.0	Vdc
Input Voltage (V _{CC} = 0)	V _{in}	0 to V _{EE}	Vdc
Output Source Current Continuous Surge	ΙO	< 50 < 100	mAdc
Storage Temperature Range	T _{stg}	-65 to 175	°C


(Recommended Maximum Ratings above which performance may be degraded)

Operating Temperature Range	Τ _Α	–55 to 125	°C
DC Fan–Out (Note 1) (Gates and Flip–Flops)	n	70	—

NOTES: 1. AC fan-out is limited by desired system performance.







Test						Te	st Voltag	Test Voltage Values (Volts)	(Volts)							Test Cur	Test Current Values (mA)	es (mA)
Temperature	ΗIΛ	۷IL	VIHA	VILA	VIHB	VILB	VIHT	VILT	VEE	Vcc	VIH min	VILA VIHB VILB VIHT VILT VEE VCC VIHmin VILmin VILL VEEL	VILL	VEEL	VCCA	-	loL	HOI
TA = 25 °C	+ 2.4	+ 0.5	+ 0.5 + 3.895	+ 3.525 + 4.22 + 3.11	+ 4.22	+ 3.11	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.15	+2.0 +0.8 0.0 +5.0 +1.15 +0.215 -3.0 -3.0 +2.0	- 3.0	- 3.0		- 0.25	+ 16	- 0.4
TA = 125 °C + 2.4 + 0.5	+ 2.4	+ 0.5	+ 4.0	+ 3.6	+ 4.37	+ 3.14	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.27	+3.6 +4.37 +3.14 +2.0 +0.8 0.0 +5.0 +1.27 +0.26 -3.0 -3.0 +2.0	- 3.0	- 3.0		- 0.25	+ 16	- 0.4
T _A = -55 °C + 2.4 + 0.5 + 3.745	+ 2.4	+ 0.5	+ 3.745		+ 4.12	+ 3.04	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.02	+3.5 +4.12 +3.04 +2.0 +0.8 0.0 +5.0 +1.02 +0.165 -3.0 -3.0 +2.0 -0.25	- 3.0	- 3.0	+ 2.0	- 0.25	+ 16	- 0.4
Symbol	Parameter	ster			2	Limits			Units	ts		F	EST VOL	TAGE A	PPLIED .	TEST VOLTAGE APPLIED TO PINS BELOW	BELOW	
			+	25 °C	+	+ 125 °C	Ľ	- 55 °C			Pinout	ts referen	ced are	for DIL p	ackage,	Pinouts referenced are for DIL package, check Pin Assignments	Assignn	nents

Symbol	Parameter			Lin	Limits			Units			TES	TEST VOLTAGE APPLIED TO PINS BELOW	GE APP	LIED TO	SNI4 C	BELOW		
		+ 25	+ 25 °C	+ 12	+ 125 °C	- 55	55 °C	-	۵.	inouts	reference	ed are for	DIL pac	kage, cl	heck Pi	Pinouts referenced are for DIL package, check Pin Assignments	nents	
	Functional Parameters:	Subgr	Subgroup 1	Subgr	Subgroup 2	Subgroup 3	oup 3				•	Output Load = 100 Ω to + 3.0 V	ad = 10(Ω to +	3.0 V			
		Min	Мах	Min	Мах	Min	Мах		HIN	VIL	VIHA/B	VILA/B	vcc	VEE	CP1	IOH/OL	_	P.U.T.
VOH1	Output Voltage High	4.03	4.22	4.135	4.37	3.88	4.12	>	9, 10	9, 10	11 - 13	11 - 13	1, 16	ω	15			2, 3 (Note 2)
VOH2	Output Voltage High	2.70	4.5	3.00	4.5	2.40	4.5	>			ъ	4	9	œ		[∼] HOI		2
VOL1	Output Voltage Low	3.11	3.44	3.14	3.515	3.04	3.405	>	9, 10	9, 10	11 - 13	11 - 13	1, 16	ø	15			2, 3 (Note 2)
VOL2	Output Voltage Low	0.10	0.80	0.10	0.66	0.10	1.00	>			4	ы	9	80		loL		2
VOHA	Output Voltage High	4.01	4.5	4.115	4.5	3.86	4.5	>		9, 10	11 - 13	11 - 13	1, 16	œ	15			2, 3 (Note 3)
VOLA	Output Voltage Low	3.11	3.46	3.14	3.535	3.04	3.425	>		9, 10	11 - 13	11 - 13	1, 16	æ	15			2, 3 (Note 3)
	Reference Bias Supply Voltage	3.67	3.87					>					1, 16	80			14	14
	Output Short Circuit Current	- 65	- 20	- 65	- 20	- 65	- 20	ШA		2	5	4	ø	8				7
	Power Supply Current	- 80		- 80		- 88		mA					1, 16	8				œ
loc2	Power Supply Current		5.2		5.2		5.2	шA			4	5	9	8				9

Power Supply Voltage = 5.0 V, Power Supply Voltage = - 5.2 V is guaranteed but not tested.
See Sequence Table 1.
See Sequence Table 2.

ELECTRICAL CHARACTERISTICS

Page	4	of	12
	-		

ELECTRICAL CHARACTERISTICS

Test						Te	st Voltag	Test Voltage Values (Volts)	(Volts)							Test Cur	Test Current Values (mA)	es (mA)
Temperature VIH	ΗIΛ	۷IL	VIHA	VILA	VIHB VILB VIHT	VILB	VIHT	VILT VEE	VEE	VCC	VIHmin	VCC VIHmin VILmin VILL	VILL	VEEL	VCCA	-	Ы	HO
TA = 25 °C	+ 2.4	+ 0.5	+2.4 +0.5 +3.895 +3.525 +4.22 +3.11 +2.0	+ 3.525	+ 4.22	+ 3.11	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.15	+0.8 0.0 +5.0 +1.15 +0.215 -3.0 -3.0 +2.0	- 3.0	- 3.0	+ 2.0	- 0.25	+ 16	- 0.4
$T_{A} = 125 \circ C + 2.4 + 0.5 + 4.0 + 3.$	+ 2.4	+ 0.5	+ 4.0	w	+ 4.37 + 3.14 + 2.0	+ 3.14	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.27	+0.8 0.0 +5.0 +1.27 +0.26 -3.0 -3.0 +2.0 -0.25 +16	- 3.0	- 3.0	+ 2.0	- 0.25	+ 16	- 0.4
TA = -55 °C + 2.4 + 0.5 + 3.745 + 3.	+ 2.4	+ 0.5	+ 3.745	10	+ 4.12	+ 3.04	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.02	+4.12 +3.04 +2.0 +0.8 0.0 +5.0 +1.02 +0.165 -3.0	- 3.0	- 3.0	+ 2.0	- 3.0 + 2.0 - 0.25	+ 16	- 0.4

Symbol	Parameter			Lin	Limits			Units			TEST VOLT	TAGE APP	LIED TO	TEST VOLTAGE APPLIED TO PINS BELOW	
		+ 25	+ 25 °C	+ 12	+ 125 °C	- 55 °C	ပ		Pin	outs refe	srenced are fo	or DIL pac	kage, che	Pinouts referenced are for DIL package, check Pin Assignments	ents
	Parameters:	Subgroup 1	1 duo	Subgi	Subgroup 2	Subgroup 3	e dno				Output	Output Load = 100 Ω to + 3.0 V	0 Ω to + 3	10 V	
		Min	Мах	Min	Max	Min	Max		HIN	VIL	VIHA/B	VILA/B	VCC	VEE	P.U.T.
INH1	Input Current High		250		400		400	ЧЧ		9, 10	11 - 13, 15		1, 16	∞	11, 12, 13, 15
INH2	Input Current High	2.0	6.0	2.0	6.4	1.7	6.0	ШA			4,5	4,5	9	00	4,5
INH3	Input Current High	1.0	3.0	1.0	3.6	0.7	3.0	ЧW			4	c)	9	8	2
INH4	Input Current High		100		100		100	μA	9, 10				1, 16	ω	9, 10
LINI	Input Current Low	- 10		- 10		- 10		ЧЧ			-		1, 16	8, 15, 11 - 13	11, 12, 13, 15
INII	Input Current Low	- 1.6		- 1.6		- 1.6		Am		9, 10			1,16	ω	9.10

1. Power Supply Voltage = 5.0 V, Power Supply Voltage = - 5.2 V is guaranteed but not tested. * ELECTRICAL CHARACTERISTICS: This device is designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 100 Ω resistor to + 3.0 V.

Test						Te	Test Voltage Values (Volts)	e Values	(Volts)							Test Cui	Test Current Values (mA)	es (mA)
emperature	ЧΗ	VIL	VIHA	VILA	VIHB	VILB	VIHT	VILT	VEE	VCC	VIHmin	VILA VIHB VILB VIHT VILT VEE VCC VIHmin VILmin VILL VEEL VCCA	VILL	VEEL	VCCA	Ļ	loL	HOI
TA = 25 °C + 2.4 + 0.5 + 3.895	+ 2.4	+ 0.5		+ 3.525	+ 4.22	+ 3.11	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.15	+3.525 +4.22 +3.11 +2.0 +0.8 0.0 +5.0 +1.15 +0.215 -3.0 -3.0 +2.0	- 3.0	- 3.0	+ 2.0	- 0.25	+ 16	- 0.4
T _A = 125 °C + 2.4 + 0.5 + 4.0	+ 2.4	+ 0.5	+ 4.0	+ 3.6	+ 4.37	+ 3.14	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.27	+ 0.26	- 3.0	- 3.0	+ 2.0	+3.6 +4.37 +3.14 +2.0 +0.8 0.0 +5.0 +1.27 +0.26 -3.0 -3.0 +2.0 -0.25	+ 16	- 0.4
TA = -55 °C + 2.4 + 0.5 + 3.745	+ 2.4	+ 0.5	+ 3.745	+ 3.5	+ 4.12	+ 3.04	+ 2.0	+ 0.8	0.0	+ 5.0	+ 1.02	+ 0.165	- 3.0	- 3.0	+ 2.0	+3.5 +4.12 +3.04 +2.0 +0.8 0.0 +5.0 +1.02 +0.165 -3.0 -3.0 +2.0 -0.25	+ 16	- 0.4

40
8
\simeq
F
<u>S</u>
Ĕ
ш
F
Q
_₹
Ľ
4
· 大
0
G
Ζ
Ŧ
さ
¥
3
S

Symbol	Parameter			Limits	its			Units		Ë	ST VOLTAC	GE APPLIE	TEST VOLTAGE APPLIED TO PINS BELOW	BELOW	
		+ 25 °C	°C	+ 125 °C	2°C	- 55 °C	ç		Pino	uts referenc	sed are for	DIL packaç	Pinouts referenced are for DIL package, check Pin Assignments	n Assignm	lents
	Functional	Subgroup 9	6 dno	Subgroup 10	up 10	Subgroup 11	up 11				Output Lo:	Output Load = 100 Ω to + 3.0 V	to + 3.0 V		
	(Fig. 5)	Min	Мах	Min	Мах	Min	Max		VILL	VILmin	VIN	Vout	VCCA	VEEL	P.U.T.
tPHH	Propagation Delay (15+2+)		8.1		9.4		8.1	su	9, 10	11 - 13	15	2, 3	1, 6, 16	ω	2, 3
tPHH	Propagation Delay (5+ 7+)		8.1		9.4		8.1	su	9, 10	11 - 13	15	2, 3	1, 6, 16	ω	2, 3
tPLL	Propagation Delay (15+ 2-)		7.5		8.7		7.5	su	9, 10	11 - 13	15	2, 3	1, 6, 16	ω	7
tPLL	Propagation Delay (5- 7-)		6.5		7.6		6.5	us	9, 10	11 - 13	15	2, 3	1, 6, 16	ω	2
		Min	Typ	Min	Мах	Min	Max		VILL	VILmin	VIN	Vout	VCCA	VEEL	P.U.T.
tSetup 1	Setup Time MECL	5.0		5.0		5.0		ns	9, 10	11 - 13	9 - 13		1, 6, 16	ω	9 - 13
tSetup 2	Setup Time MTTL	5.0		5.0		5.0		SU	9, 10	11 - 13	9 - 13		1, 6, 16	ω	9 - 13
tRel 1	Release Time MECL	5.0		5.0		5.0		su	9, 10	11 - 13	9 - 13		1, 6, 16	ω,	9 - 13
tRel 2	Release Time MTTL	5.0		5.0		5.0		su	9, 10	11 - 13	9 - 13		1, 6, 16	8	9 - 13
		Min	Typ	Min	Typ	Min	Typ		VILL	VILmin	VIN	VOUT	VCCA	VEEL	P.U.T.
fmax ÷5/6	(Fig. 6) Toggle Frequency ML12509	480	520	420	440	420	500	MHz			15	2	1, 6, 16	8 - 13	N
÷8/9	ML12511	500	550	500	550	500	550	MHz			15	2	1, 6, 16	8 - 13	2
÷10/11	ML12513	550	600	500	540	500	600	MHz			15	2	1, 6, 16	8 - 13	N





Figure 5. AC Test Circuit


NOTES: 1. Test outputs of the device must be tested by sequencing through the truth table. All input, power supply and ground voltages must be maintained between tests. The clock input is the waveform shown. 2. In addition to meeting the output levels specified, the device must divide by 5 or 8 during this test. The clock





input is the waveform shown.In addition to meeting the output levels specified, the device must divide by 6 or 9 during this test. The clock input is the waveform shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 Ω resistor to -2.0 V. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Figure 3. AC Voltage Waveforms













Figure 6. Maximum Frequency Test Circuit

Unused output connected to a 50 Ω resistor to ground



DIVIDE BY 9







APPLICATIONS INFORMATION


The primary application of these devices is as a highspeed variable modulus prescaler in the divide by N section of a phase-locked loop synthesizer used as the local oscillator of two-way radios. The theory and advantages of variable modulus prescaling, along with typical applications, are covered in Motorola's "Electronic Tuning Address Systems" (SG72).

Proper VHF termination techniques should be followed when the clock is separated from the prescaler by any appreciable distance. In their basic form, these devices will divide by 5/6, 8/9, or 10/11. Division by 5, 8, or 10 occurs when any one or all of the five gate inputs E1 through E5 are high. Division by 6, 9, or 11 occurs when all inputs E1 through E5 are low. (Unconnected MTTL inputs are normally high, unconnected MECL inputs are normally low). With the addition of extra parts, many different division configurations may be obtained (20/21, 40/41, 50/51, 100/101, etc.) A few of the many configurations are shown below, only for the ML12513





OUTLINE DIMENSIONS



Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.