

DS577 April 20, 2007

Product Specification

Introduction

This document provides the specification for the XPS 16550 UART (Universal Asynchronous Receiver/Transmitter) Intellectual Property (IP).

The XPS 16550 UART described in this document has been incorporating features described in National Semiconductor PC16550D UART with FIFOs data sheet.

The National Semiconductor PC16550D data sheet is referenced throughout this document and should be used as the authoritative specification. Differences between the National Semiconductor PC16550D and the XPS 16550 UART are highlighted in Specification Exceptions section.

Features

- PLB v4.6 based PLB interface
- Hardware and software register compatible with all standard 16450 and 16550 UARTs
- Implements all standard serial interface protocols
 - 5, 6, 7 or 8 bits per character
 - Odd, Even or no parity detection and generation
 - 1, 1.5 or 2 stop bit detection and generation
 - Internal baud rate generator and separate receiver clock input
 - Modem control functions
 - Prioritized transmit, receive, line status and modem control interrupts
 - False start bit detection and recover
 - Line break detection and generation
 - Internal loop back diagnostic functionality
 - Independent 16 word transmit and receive FIFOs

Log	iCORE™ Facts					
С	ore Specifics					
Supported Device Family	Spartan™-3E Spartan-3A, S Virtex™-4 a	E, Spartan-3, Spartan-3AN, Ind Virtex-5				
Version of Core	xps_uart16550	v1.00a				
Re	sources Used					
	Min	Max				
Slices						
LUTs	Refer to the Table 17, Table 18 and Table 19					
FFs						
Block RAMs	N/A					
Special Features	N/A					
Provided with Core						
Documentation	Product Specification					
Design File Formats	VHDL					
Constraints File	N/A					
Verification	N/A					
Instantiation Template	N/A					
Reference Designs & Application notes	N/A					
Additional Items	N/A					
Design	Tool Requirement	ts				
Xilinx Implementation Tools	ISE 9.1i or later					
Verification	Modelsim SE /EE	6.0c or later				
Simulation	ModelSim SE/EE	6.0c or later				
Synthesis	XST 9.1i or later					

^{© 2006=2007} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks

^{© 2006-2007} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and turther disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice. NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation, including but not limited to any warranties or representations that this implementations of merchantability or fitness for a particular purpose.

Functional Description

The XPS 16550 UART implements the hardware and software functionality of the ubiquitous National Semiconductor 16550 UART, that works in both 16450 and 16550 UART modes. For complete details please refer the National Semiconductor data sheet.

The XPS 16550 UART performs parallel to serial conversion on characters received from the CPU and serial to parallel conversion on characters received from a modem or microprocessor peripheral.

The XPS 16550 UART is capable of transmitting and receiving 8, 7, 6, or 5 bit characters, with 2, 1.5 or 1 stop bits and odd, even or no parity. The XPS 16550 UART can transmit and receive independently.

The device can be configured and it's status monitored via the internal register set. The XPS 16550 UART is capable of signaling receiver, transmitter and modem control interrupts. These interrupts can be masked, are prioritized and can be identified by reading an internal register.

The device contains a 16 bit, programmable, baud rate generator and independent 16 word transmit and receive FIFOs. The FIFOs can be enabled or disabled through software control.





Figure 1: XPS UART16550 Top-level Block Diagram

The top level modules of the XPS 16550 UART are:

- PLB Interface Module
- IPIC_IF
- UART16550

The detailed block diagram for the XPS 16550 UART is shown in Figure 2.



2. 16450 UART mode does not support the FCR

Figure 2: XPS 16550 UART Detailed Block Diagram

PLB Interface Module

PLB Interface Module provides bidirectional interface between UART 16550 IP core and the PLB. The base element of the PLB Interface Module is slave attachment, which provides the basic functionality of PLB slave operation.

IPIC_IF

IPIC_IF module incorporates logic to acknowledge the write and read transactions initiated by the plbv46 slave single module to write into the UART 16550 module registers and read from UART 16550 module registers.

UART 16550

UART 16550 provides all the core features for transmission, reception of data and modem features of UART. The UART 16550 module of XPS 16550 UART can be configured for 16450 or 16550 mode of operation. This is accomplished by the usage of generic C_IS_A_16550. If C_IS_A_16550 set to one, the UART 16550 module has FIFOs instantiated to support 16550 mode of operation. When C_IS_A_16550 is set to zero, the UART 16x550 module works without FIFOs in 16450 mode.

XPS 16550 UART I/O Signals

The XPS 16550 UART I/O signals are listed and described in Table 1.

Table 1: XPS 16550 UART I/O Signals

Port	Signal Name	Interface	I/O	Initial State	Description						
		System Sig	gnals								
P1	Freeze	System	I	-	Freezes UART for software debug (active high)						
P2	IP2INTC_Irpt	System	0	0	Device interrupt output to microprocessor interrupt input or system interrupt controller (active high)						
P3	SPLB_Clk	System	I	-	PLB clock						
P4	SPLB_Rst	System	I	-	PLB reset (active high)						
PLB Master Interface Signals											
P5	PLB_ABus[0 : C_SPLB_AWIDTH-1]	PLB	I	-	PLB address bus						
P6	PLB_PAValid	PLB	I	-	PLB primary address valid indicator						
P7	PLB_masterID[0 : C_SPLB_MID_WIDTH - 1]	PLB	I	-	PLB current master identifier						
P8	PLB_RNW	PLB	I	-	PLB read not write						
P9	PLB_BE[0 : [C_SPLB_DWIDTH/8] - 1]	PLB	I	-	PLB byte enables						
P10	PLB_size[0:3]	PLB	I	-	PLB transfer size						
P11	PLB_type[0 : 2]	PLB	I	-	PLB transfer type						
P12	PLB_wrDBus[0 : C_SPLB_DWIDTH - 1]	PLB	I	-	PLB write data bus						
	Unused	PLB Master I	nterfac	e Signals	-						
P13	PLB_UABus[0 : 31]	PLB	I	-	PLB upper address bits						
P14	PLB_SAValid	PLB	I	-	PLB secondary address valid						
P15	PLB_rdPrim	PLB	I	-	PLB secondary to primary read request indicator						
P16	PLB_wrPrim	PLB	I	-	PLB secondary to primary write request indicator						
P17	PLB_abort	PLB	I	-	PLB abort bus request						
P18	PLB_busLock	PLB	I	-	PLB bus lock						
P19	PLB_MSize[0 : 1]	PLB	I	-	PLB data bus width indicator						
P20	PLB_TAttribute[0 : 15]	PLB	Ι	-	PLB transfer attribute						
P21	PLB_lockerr	PLB	I	-	PLB lock error						

Port	Signal Name	Interface	I/O	Initial State	Description
P22	PLB_wrBurst	PLB	I	-	PLB burst write transfer
P23	PLB_rdBurst	PLB	I	-	PLB burst read transfer
P24	PLB_wrPendReq	PLB	I	-	PLB pending bus write request
P25	PLB_rdPendReq	PLB	I	-	PLB pending bus read request
P26	PLB_rdPendPri[0 : 1]	PLB	I	-	PLB pending read request priority
P27	PLB_wrPendPri[0 : 1]	PLB	I	-	PLB pending write request priority
P28	PLB_reqPri[0 : 1]	PLB	I	-	PLB current request priority
	PLE	B Slave Interfa	ace Sig	nals	
P29	SI_addrAck	PLB	0	0	Slave address acknowledge
P30	SI_SSize[0 : 1]	PLB	0	0	Slave data bus size
P31	SI_wait	PLB	0	0	Slave wait indicator
P32	SI_rearbitrate	PLB	0	0	Slave rearbitrate bus indicator
P33	SI_wrDack	PLB	0	0	Slave write data acknowledge
P34	SI_wrComp	PLB	ο	0	Slave write transfer complete indicator
P35	SI_rdBus[0 : C_SPLB_DWIDTH-1]	PLB	0	0	Slave read data bus
P36	SI_rdDack	PLB	0	0	Slave read data acknowledge
P37	sl_rdComp	PLB	ο	0	Slave read transfer complete indicator
P38	SI_MBusy[0 : C_SPLB_NUM_MASTERS - 1]	PLB	ο	0	Slave busy indicator
P39	SI_MWrErr[0 : C_SPLB_NUM_MASTERS - 1]	PLB	ο	0	Slave write error indicator
P40	SI_MRdErr[0 : C_SPLB_NUM_MASTERS - 1]	PLB	ο	0	Slave read error indicator
	Unused	PLB Slave Ir	nterface	Signals	
P41	SI_wrBTerm	PLB	ο	0	Slave terminate write burst transfer
P42	SI_rdWdAddr[0 : 3]	PLB	0	0	Slave read word address
P43	SI_rdBTerm	PLB	ο	0	Slave terminate read burst transfer
P44	SI_MIRQ[0 : C_SPLB_NUM_MASTERS - 1]	PLB	0	0	Master interrupt request
	·	UART Sig	nals		·
P45	baudoutN	Serial	0	1	Transmitter clock

Table 1: XPS 16550 UART I/O Signals (Contd)

Port	Signal Name	Interface	I/O	Initial State	Description
P46	rclk	Serial	I	-	Receiver 16x clock (Optional, may be driven by baudoutN under control of the C_HAS_EXTERNAL_RCLK parameter)
P47	sin	Serial	I	-	Serial data input
P48	sout	Serial	0	1	Serial data output
P49	xin	Serial	I	-	Baud rate generator reference clock (Optional, may be driven by SPLB_Clk under control of the C_HAS_EXTERNAL_XIN parameter)
P50	xout	Serial	0	~xin	Inverted xin
P51	ctsN	Modem	I	-	Clear to send (active low)
P52	dcdN	Modem	I	-	Data carrier detect (active low)
P53	dsrN	Modem	I	-	Data set ready (active low)
P54	dtrN	Modem	0	1	Data terminal ready (active low)
P55	riN	Modem	I		Ring indicator (active low)
P56	rtsN	Modem	0	1	Request to send (active low)
P57	ddis	User	0	1	Driver disable. Low when CPU is reading XPS UART
P58	out1N	User	0	1	User controlled output
P59	our2N	User	0	1	User controlled output
P60	rxrdyN	User	0	1	DMA control signal
P61	txrdyN	User	0	0	DMA control signal

Table	1:	XPS	16550	UART	I/O	Signals	(Contd)
-------	----	-----	-------	------	-----	---------	---------

XPS 16550 UART Design Parameters

To allow the user to create a XPS 16550 UART that is uniquely tailored for the user's system, certain features are parameterizable in the XPS 16550 UART design. This allows the user to have a design that

utilizes only the resources required by the system and runs at the best possible performance. the features that are parameterizable in the XPS 16550 UART core are as shown in Table 2.

Table	2:	Design	Parameters
-------	----	--------	-------------------

Generic	Parameter Description	Parameter Name	Allowable Values	Default Value	VHDL Type
		System Parameters			
G1	XILINX FPGA Family	C_FAMILY	spartan3e, spartan3, spartan3a, spartan3an, virtex4, virtex5	virtex5	string
		PLB Parameters		•	
G2	XPS 16550 UART Base Address	C_BASEADDR	Valid Word Aligned Address ⁽¹⁾	None ⁽²⁾	std_logi c_vector
G3	XPS 16550 UART High Address	C_HIGHADDR	C_HIGHADDR -C_BASEADDR must be a power of 2 >= to C_BASEADDR+1FFF ⁽¹⁾	None ⁽²⁾	std_logi c_vector
G4	PLB Data Bus Width	C_SPLB_DWIDTH	32, 64, 128	32	integer
G5	PLB Address Bus Width	C_SPLB_AWIDTH	32	32	integer
G6	PLB Point-to-Point or shared topology	C_SPLB_P2P	0 : PLB shared topology 1 : Reserved	0	integer
G7	PLB master ID bus width	C_SPLB_MID_WIDT H	log ₂ (C_SPLB_NUM_MA STERS) with a minimum value of 1	3	integer
G8	Number of PLB masters	C_SPLB_NUM_MAST ERS	1 - 16	8	integer
G9	Width of slave data bus	C_SPLB_NATIVE_D WIDTH	32	32	integer
G10	Burst support	C_SPLB_SUPPORTS _BURST	0	0	integer
		16550 UART Interface	L		
G11	External xin	C_HAS_EXTERNAL_ XIN	0 : xin is open 1 : xin is driven by SPLB_Clk	0	integer
G12	External rclk	C_HAS_EXTERNAL_ RCLK	0 : rclk is open 1 : rclk is driven by baudoutN	0	integer
G13	Select 16450/16550 UART	C_IS_A_16550	0 : 16450 mode 1 : 16550 mode	1	integer

Notes:

1. Address range specified by C_BASEADDR and C_HIGHADDR must be at least 0x2000 and must be a power of 2.

2. No default value will be specified to insure that the actual value is set, i.e. if the value is not set, a compiler error will be generated.

Parameter - Port Dependencies

The dependencies between the XPS 16550 UART core design parameters and I/O signals are described in Table 3. In addition, when certain features are parameterized out of the design, the related logic will no longer be a part of the design. The unused input signals and related output signals are set to a specified value.

Generic or Port	Name	Affects	Depends	Relationship Description				
	Des	ign Param	eters					
G4	C_SPLB_DWIDTH	P9, P12, P35	-	Affects the size of the PLB data bus				
G5	C_SPLB_AWIDTH	P5	-	Affects the size of the PLB address bus				
G7	C_SPLB_MID_WIDTH	P7	G8	Affects the width of the PLB master ID				
G8	C_SPLB_NUM_MASTERS		-	Identify the specific master on the PLB				
G11	C_HAS_EXTERNAL_XIN	P49	-	Connects xin to baudoutN				
G12	C_HAS_EXTERNAL_RCLK	P46	-	Connects rclk to SPLB_Clk				
I/O Signals								
P5	PLB_ABus[0:C_SPLB_AWIDTH - 1]	-	G5	Width varies with the size of the PLB address bus				
P7	PLB_masterID[0: C_SPLB_MID_WIDTH - 1]	-	G7	Width varies with the size of the number of masters on the PLB				
P9	PLB_BE[0:[C_SPLB_DWIDTH/8] - 1]	-	G4	Width varies with the size of the PLB data bus				
P12	PLB_wrDBus[0:C_SPLB_DWIDTH - 1]	-	G4	Width varies with the size of the PLB data bus				
P35	SI_rdBus[0:C_SPLB_DWIDTH - 1]	-	G4	Width varies with the size of the PLB data bus				
P38	SI_MBusy[0:C_SPLB_NUM_MAST ERS - 1]	-	G8	Width varies with the number of masters on the PLB				
P39	SI_MWrErr[0:C_SPLB_NUM_MAS TERS - 1]	-	G8	Width varies with the number of masters on the PLB				
P40	SI_MRdErr[0:C_SPLB_NUM_MAS TERS - 1]	-	G8	Width varies with the number of masters on the PLB				
P46	rclk	P3	G12	This input is unconnected and rclk is connected to baudoutN, if C_HAS_EXTERNAL_RCLK = 0				
P49	xin	P45	G11	This input is unconnected and xin is connected to SPLB_Clk, if C_HAS_EXTERNAL_XIN = 0				

Table 3: Parameter-Port Dependencies

XPS 16550 UART Register Definition

XPS 16550 UART Interface

The internal registers of the XPS 16550 UART are offset from the base address C_BASEADDR. Additionally, some of the internal registers are accessible only when bit 7 of the Line Control Register (LCR) is set. The XPS 16550 UART internal register set is described in Table 4.

Table 4: XPS 16550 UART Registers

Register Name	LCR(7)+ C_BASEADDR + Address	Access
Receiver Buffer Register (RBR)	0 + C_BASEADDR + 0x1000	Read
Transmitter Holding Register (THR)	0 + C_BASEADDR + 0x1000	Write
Interrupt Enable Register (IER)	0 + C_BASEADDR + 0x1004	Read/Write
Interrupt Identification Register (IIR)	0 + C_BASEADDR + 0x1008	Read
FIFO Control Register (FCR) ⁽³⁾	X + C_BASEADDR + 0x1008	Write
FIFO Control Register ^{(2), (3)}	1 + C_BASEADDR + 0x1008	Read
Line Control Register (LCR)	X ⁽¹⁾ + C_BASEADDR + 0x100C	Read/Write
Modem Control Register (MCR)	X ⁽¹⁾ + C_BASEADDR + 0x1010	Read/Write
Line Status Register (LSR)	X ⁽¹⁾ + C_BASEADDR + 0x1014	Read/Write
Modem Status Register (MSR)	X ⁽¹⁾ + C_BASEADDR + 0x1018	Read/Write
Scratch Register (SCR)	X ⁽¹⁾ + C_BASEADDR + 0x101C	Read/Write
Divisor Latch Register (DLL)	1 + C_BASEADDR + 0x1000	Read/Write
Divisor Latch Register (DLM)	1 + C_BASEADDR + 0x1004	Read/Write

Notes:

1. X denotes a don't care

2. FIFO Control Register is write only in the National PC16550D

3. 16450 UART mode implementation does not include this register

XPS 16550 UART Register Logic

This section tabulates the internal XPS 16550 UART registers, including their reset values (if any). Please refer to the National Semiconductor PC16550D UART with FIFOs data sheet (June, 1995) for a more detailed description of the register behavior.

Receiver Buffer Register

This is an 8-bit read register as shown in Figure 3. The Receiver Buffer Register contains the last received character. The bit definitions for the register are shown in Table 5. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 3: Receiver Buffer Register (RBR)

Table	5:	Receiver	Buffer	Register	Bit	Definitions
-------	----	----------	--------	----------	-----	-------------

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved. Set to zeroes on read
24-31	RBR	Read	"0000000"	Last received character

Transmitter Holding Register

This is an 8-bit write register as shown in Figure 4. The Transmitter Holding Register contains the character to be transmitted next. The bit definitions for the register are shown in Table 6. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.

Reserved	TF	IR							
0	23	24	25	26	27	28	29	30	31

Figure 4: Transmit Holding Register (THR)

Table 6: Transmitter Holding Register Bit Definitions

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-31	THR	Write	"11111111"	Holds the character to be transmitted next

Interrupt Enable Register

This is an 8-bit read/write register as shown in Figure 5. The Interrupt Enable Register contains the bits which enable interrupts. The bit definitions for the register are shown in Table 7. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 5: Interrupt Enable Register (IER)

Table 7: Interrupt Enable Register Bit Definitions

Bit	Name	Access	Reset Value	Description	
0-23	Reserved	N/A	N/A	Reserved	
24-27	N/A	Read/Write	"0000" <mark>(1)</mark>	Always returns "0000"	
28	EDSSI	Read/Write	,0,	Enable Modem Status Interrupt '0' = Disables Modem Status Interrupts '1' = Enables Modem Status Interrupts	
29	ELSI	Read/Write	,0,	Enable Receiver Line Status Interrupt '0' = Disables Receiver Line Status Interrupts '1' = Enables Receiver Line Status Interrupts	

Table	7:	Interrupt	Enable	Register	Bit	Definitions	(Contd)
-------	----	-----------	--------	----------	-----	-------------	---------

Bit	Name	Access	Reset Value	Description
30	ETBEI	Read/Write	,0,	Enable Transmitter Holding Register Empty Interrupt '0' = Disables Transmitter Holding Register Empty Interrupts '1' = Enables Transmitter Holding Register Interrupts
31	ERBFI	Read/Write	,0,	Enable Received Data Available Interrupt '0' = Disables Received Data Available Interrupts '1' = Enables Received Data Available Interrupts

Notes:

1. Reading these bits always return "0000"

Interrupt Identification Register

This is an 8-bit read register as shown in Figure 6. The Interrupt Identification Register contains the priority interrupt identification. The bit definitions for the register are shown in Table 8. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.

Reserved ↓		FIFC	DEN	"O)0" 7	IN		2 IN	TPE	END
0	23	24	25	26	27	28	29	30	31	

Figure 6:	Interrupt	Identification	Register ((IIR)
J				

Table 8: Interrupt Identification R	Register Bit Definitions
-------------------------------------	--------------------------

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-25	FIFOEN ⁽³⁾	Read	"00"	FIFOs Enabled. Always zero if not in FIFO mode
26-27	N/A	Read	"00" <mark>(1)</mark>	Always returns "00"
28 ⁽³⁾ -30	INTID2	Read	"000"	Interrupt ID "011" = Receiver Line Status (Highest) "010" = Received Data Available (Second) "110" = Character Timeout (Second) "001" = Transmitter Holding Register Empty (Third) "000" = Modem Status (Fourth)
31	INTPEND ⁽²⁾	Read	'1'	Interrupt Pending. Interrupt is pending when cleared

Notes:

- 1. Reading these bits always return "00"
- 2. If INTPEND = '0', interrupt is pending. See National Semiconductor PC16550D data sheet for more detail
- 3. Bits are always zero in 16450 UART mode

FIFO Control Register⁽¹⁾

This is an 8-bit write/read register as shown in Figure 7. The FIFO Control Register contains the FIFO configuration bits. The bit definitions for the register are shown in Table 9. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 7: FIFO Control Register (FCR)

Bit	Name	Access	Reset Value	Description	
0-23	Reserved	N/A	N/A	Reserved	
24-25	RCVR FIFO Trigger Level	Read/Write	"00"	RCVR FIFO Trigger Level. "00" = 1 byte "01" = 4 bytes "10" = 8 bytes "11" = 14 bytes	
26-27	Reserved	Read/Write	"00" <mark>(2)</mark>	Always returns "00"	
28	DMA Mode Select	Read/Write	,0,	DMA Mode Select '0' = Mode 0 '1' = Mode 1	
29	XMIT FIFO Reset	Read/Write	,0,	Transmitter FIFO Reset '1' = Resets XMIT FIFO	
30	RCVR FIFO Reset	Read/Write	,0,	Receiver FIFO Reset '1' = Resets RCVR FIFO	
31	FIFOEN	Read/Write	,0,	FIFO Enable '1' = Enables FIFOs	

 DH D-f	 (1)		

1. FCR is not included in 16450 UART mode

2. Reading these bits always return "00"

Line Control Register

This is an 8-bit write/read register as shown in Figure 8. The Line Control Register contains the serial communication configuration bits. The bit definitions for the register are shown in Table 10. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.





Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24	DLAB	Read/Write	,0,	Divisor Latch Access Bit. '1' = Allows access to the Divisor Latch Registers and reading of the FIFO Control Register
25	Set Break	Read/Write	,0,	Set Break '1' = Sets SOUT to '0'
26	Stick Parity	Read/Write	,0,	Stick Parity '1' = When bits 28, 27 are logic1 the Parity bit is transmitted and checked as a logic 0. If bit 28 is a logic 0 then the Parity bit is transmitted and checked as a logic 1. '0' = Stick Parity is disabled
27	EPS	Read/Write	,0,	Even Parity Select '1' = Selects Even parity '0' = Selects Odd parity
28	PEN	Read/Write	'0'	Parity Enable '1' = Enables parity
29	STB	Read/Write	,0,	Number of Stop Bits '0' = 1 Stop bit '1' = 2 Stop bits or 1.5 if 5 bits/character selected
30-31	WLS	Read/Write	"00"	Word Length Select "00" = 5 bits/character "01" = 6 bits/character "10" = 7bits/character "11" = 8bits/character

Table 10: Line Control Register Bit Definitions

Modem Control Register

This is an 8-bit write/read register as shown in Figure 9. The Modem Control Register contains the modem signalling configuration bits. The bit definitions for the register are shown in Table 11. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 9: Modem Control Register (MCR)

Table	11:	Modem	Control	Register	Bit	Definitions
-------	-----	-------	---------	----------	-----	-------------

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-26	N/A	Read/Write	"000" <mark>(1)</mark>	Always "000"
27	Loop	Read/Write	,0,	Loop Back '1' = Enables loop back

Table	11:	Modem Control	Register Bi	t Definitions	(Contd)
-------	-----	---------------	-------------	---------------	---------

Bit	Name	Access	Reset Value	Description
28	Out2	Read/Write	,0,	User Output 2 '1' = Drives OUT2N low '0' = Drives OUT2N high
29	Out1	Read/Write	,0,	User Output 1 '1' = Drives OUT1N low '0' = Drives OUT1N high
30	RTS	Read/Write	,0,	Request To Send '1' = Drives RTSN low '0' = Drives RTSN high
31	DTR	Read/Write	'0'	Data Terminal Ready '1' = Drives DTRN low '0' = Drives DTRN high

Notes:

1. Reading these bits always return "000"

Line Status Register

This is an 8-bit write/read register as shown in Figure 10. The Line Status Register contains the current status of receiver and transmitter. The bit definitions for the register are shown in Table 12. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 10: Line Status Register (LSR)

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24	Error in RCVR FIFO	Read/Write	,0,	Error in RCVR FIFO RCVR FIFO contains at least one receiver error
25	TEMT	Read/Write	'1'	Transmitter Empty
26	THRE	Read/Write	'1'	Transmitter Holding Register Empty
27	BI	Read/Write	,0,	Break Interrupt Set when SIN is held low for an entire character time
28	FE	Read/Write	,0,	Framing Error Character missing a stop bit. Receiver resynchronizes with next character, if possible

Table 12: Line Status Register Bit Definitions

Bit	Name	Access	Reset Value	Description
29	PE	Read/Write	'0'	Parity Error
30	OE	Read/Write	,0,	Overrun Error RBR not read before next character is received
31	DR	Read/Write	'0'	Data Ready

Table 12: Line Status Register Bit Definitions (Cont	d)
--	----

Modem Status Register

This is an 8-bit write/read register as shown in Figure 11. The Modem Status Register contains the current state of the Modem Interface. The bit definitions for the register are shown in Table 13. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 11: Modem Status Register (MSR)

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24	DCD	Read/Write	'X'	Data Carrier Detect Complement of DCDN input
25	RI	Read/Write	'X'	Ring Indicator Complement of RIN input
26	DSR	Read/Write	'X'	Data Set Ready Complement of DSRN input
27	CTS	Read/Write	'X'	Clear To Send Complement of CTSN input
28	DDCD	Read/Write	'0'	Delta Data Carrier Detect Change in DCDN since last MSR read
29	TERI	Read/Write	'0'	Trailing Edge Ring Indicator RIN has changed from a low to a high
30	DDSR	Read/Write	'0'	Delta Data Set Ready Change in DSRN since last MSR read
31	DCTS	Read/Write	'0'	Delta Clear To Send Change in CTSN since last MSR read

Table 13: Moder	n Status F	Reaister E	Bit De	finitions ⁽¹)
-----------------	------------	------------	--------	-------------------------	---

Notes:

1. X represents bit driven by external input

Scratch Register

This is an 8-bit write/read register as shown in Figure 11. The Scratch Register can be used to hold user data. The bit definitions for the register are shown in Table 14. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Figure 12: Scratch Register (SCR)

Table 14: Scratch Register Bit Definitions

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-31	Scratch	Read/Write	"0000000"	Hold the data temporarily

Divisor Latch (Least Significant Byte) Register

This is an 8-bit write/read register as shown in Figure 13. The Divisor Latch (Least Significant Byte) Register holds the least significant byte of the baud rate generator counter. The bit definitions for the register are shown in Table 15. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.

Reserved				DI				
0 23	24	25	26	27	28	29	30	31

Figure 13: Divisor Latch (Least Significant Byte) Register

Divisor Latch (Most Significant Byte) Register

Table 15: Divisor Latch (Least Significant Byte) Register Bit Definitions

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-31	DLL	Read/Write	"0000000"	Divisor Latch Least Significant Byte

This is an 8-bit write/read register as shown in Figure 14. The Divisor Latch (Most Significant Byte) Register holds the most significant byte of the baud rate generator counter. The bit definitions for the register are shown in Table 16. The offset and accessibility of this register from C_BASEADDR value is as shown in Table 4.



Unused			Ř	egiste ↓	r (D	LL)		
0	23	24 2	5 26	27 2	28	29	30	31

Figure 14: Divisor Latch (Most Significant Byte) Register

Table	16:	Divisor	(Most Si	anificant	Bvte)	Register	Bit Definitions	
rubio	10.	DIVIOUI	(11001 01	ginnount	_,,	riegiotor	Dit Dominiono	

Bit	Name	Access	Reset Value	Description
0-23	Reserved	N/A	N/A	Reserved
24-31	DLM	Read/Write	"00000000"	Divisor Latch Most Significant Byte

User Application Hints

The use of the XPS 16550 UART in 16550 mode is outlined in the steps below.

- 1. The system programmer specifies the format of the asynchronous data communications exchange i.e Data bits (5,6,7 or 8), setting of parity ON and selecting on the even or odd parity, setting of the number stop bits for the transmission and set the Divisor latch access bit by programming the Line Control Register.
- 2. Write Interrupt Enable Register to activate the individual interrupts
- 3. Write to the FIFO Control Register to enable the FIFO's, clear the FIFO's, set the RCVR FIFO trigger level.
- 4. Write to Divisor Latch least significant byte first and Divisor Latch most significant byte second for proper setting of the baud rate of the UART.
- 5. Service the interrupts when ever an interrupt is triggered by the XPS 16550 UART.

An example use of the XPS 16550 UART with the operating mode set to the following parameters in 16550 mode explained below.

- baud rate: 56Kbps
- Enabled and Threshold settings for the FIFO receive buffer.
- Format of asynchronous data exchange 8 data bits, Even parity and 2 stop bits
- 1. Write 0x0000_0080 to Line Control Register. This configures DLAB bit which allows the writing into the Divisor Latch's Least significant and Most significant bytes.
- 2. Write 0x0000_0002 to Divisor Latch's Least significant byte and write 0x0000_0000 to Divisor Latch's Most significant byte in that order. This configures the baud rate setup of UART to 56Kbps operation.
- 3. Write 0x0000_001F to Line Control Register. This configures word length to 8 bits, Number of stop bits to 2, Parity is enabled and set to Even parity and DLAB bit is set to value 0 to enable the use of Transmit Holding register and Receive buffer register data for transmitting and reception of data.
- 4. Write 0x0000_0011 to Interrupt Enable Register. This enables the Transmitter holding register empty interrupt and Receive data available interrupt.
- 5. Write the buffer to Transmit Holding register and read the data received from Receive Holding register by servicing the interrupts generated.

Design Implementation

Target Technology

The intended target technology is Virtex-4, Virtex-5 and Spartan-3 Family FPGAs.

Device Utilization and Performance Benchmarks

Since the XPS 16550 UART core will be used with other design modules in the FPGA, the utilization and timing numbers reported in this section are estimates only. When the XPS 16550 UART core is combined with other designs in the system, the utilization of FPGA resources and timing of the XPS 16550 UART design will vary from the results reported here.

The XPS 16550 UART resource utilization for various parameter combinations measured with Virtex-4 as the target device are detailed Table 17.

	I	Paramete	er Values	6		Dev	vice Resour	ces	Performance
C_IS_A_16550	C_SPLB_NUM_MASTERS	C_SPLB_P2P	C_SPLB_DWIDTH	C_HAS_EXTERNAL_XIN	C_HAS_EXTERNAL_RCLK	Slices	Slice Flip-Flops	LUTs	f _{MAX} (MHz)
0	1	1	32	0	0	293	271	401	214
0	4	0	64	0	1	413	322	404	206
0	8	0	128	1	0	437	325	577	203
0	8	0	128	1	1	505	374	564	202
1	8	0	64	0	0	408	368	543	222
1	1	0	128	0	1	415	360	554	210
1	1	0	128	1	0	447	359	544	220
1	16	0	128	1	1	508	383	577	206

Table 17: Performance and Resource Utilization Benchmarks on Virtex-4 (xc4vlx40-ff1148-11)

The XPS 16550 UART resource utilization for various parameter combinations measured with Virtex-5 as the target device are detailed Table 18.

Table	18:	Performance and Reso	urce Utilization Benchr	narks on Virtex-5 (xc5vlx	50-ff1153-2)
-------	-----	-----------------------------	-------------------------	---------------------------	--------------

		Paramet	er Values	3		Device R	esources	Performance
C_IS_A_16550	C_SPLB_NUM_MASTERS	C_SPLB_P2P	C_SPLB_DWIDTH	C_HAS_EXTERNAL_XIN	C_HAS_EXTERNAL_RCLK	Slice Flip-Flops	LUTS	f _{MAX} (MHz)
0	1	1	32	0	0	258	292	247
0	4	0	64	0	1	313	298	212
0	8	0	128	1	0	319	303	213

0	8	0	128	1	1	369	409	210
1	8	0	64	0	0	365	402	215
1	1	0	128	0	1	356	397	228
1	1	0	128	1	0	356	398	267
1	16	0	128	1	1	379	385	231

Table 18: Performance and Resource Utilization Benchmarks on Virtex-5 (xc5vlx50-ff1153-2) (Contd)

The XPS 16550 UART resource utilization for various parameter combinations measured with Spartan-3E as the target device are detailed Table 19.

		Paramet	er Values	6		Device Resources			Performance
C_IS_A_16550	C_SPLB_NUM_MASTERS	C_SPLB_P2P	C_SPLB_DWIDTH	C_HAS_EXTERNAL_XIN	C_HAS_EXTERNAL_RCLK	Slices	Slice Flip-Flops	LUTS	f _{MAX} (MHz)
0	1	1	32	0	0	306	261	358	136
0	4	0	64	0	1	406	316	362	115
0	8	0	128	1	0	374	322	369	115
0	8	0	128	1	1	541	375	555	119
1	8	0	64	0	0	488	371	552	118
1	1	0	128	0	1	464	362	545	119
1	1	0	128	1	0	456	362	548	126
1	16	0	128	1	1	487	385	567	126

Table 19: Performance and Resource Utilization Benchmarks on Spartan-3E (xc3s1600e-fg484-5)

Specification Exceptions

FIFO Control Register

The FIFO control register has been made read/write. Read access is controlled by setting Line Control Register bit 7.

System Clock

The asynchronous microprocessor interface of the National Semiconductor PC16550D is synchronized to the system clock input of the UART.

Register Addresses

All internal registers reside on a 32 bit word boundary not on 8-bit byte boundaries

Reference Documents

The following documents contain reference information important to understand the UART design:

- *National Semiconductor PC16550D UART with FIFOs* data sheet (June, 1995) (http://www.national.com/pf/PC/PC16550D.html)
- IBM CoreConnect 128-Bit Processor Local Bus: Architecture Specifications version 4.6

Revision History

Date	Version	Revision
10/10/06	1.0	Initial Xilinx Release.
4/20/07	1.1	Added Spartan-3 support.