TOSHIBA

TOSHIBA Original CMOS 32-Bit Microcontroller

TLCS-900/H1 Series

TMP92CM27

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

CMOS 32-bit Micro-controller

TMP92CM27FG

1. Outline and Device Characteristics

TMP92CM27 is high-speed advanced 32-bit micro-controller developed for controlling equipment which processes mass data.

TMP92CM27 is a micro-controller which has a high-performance CPU (TLCS-900/H1 CPU) and various built-in I/Os.

TMP92CM27FG is housed in a 144-pin flat package.

Device characteristics are as follows:

(1) CPU : 32-bit CPU(TLCS-900/H1 CPU)

- Compatible with TLCS-900/L1 instruction code
- 16Mbytes of linear address space
- General-purpose register and register banks
- Micro DMA : 8channels (250ns/4bytes at fc = 40MHz, best case)
- (2) Minimum instruction execution time : 50ns(at fc=40MHz)
- (3) Internal memory
 - Internal RAM : 32K-byte (32-bit 1 clock access and program execution are possible)
 - Internal ROM : None
- (4) External memory expansion
 - Expandable up to 16M bytes (shared program/data area)
 - Can simultaneously support 8/16-bit width external data bus ... Dynamic data bus sizing
 - Separate bus system
- (5) Memory controller
 - Chip select output : 6 channels

030619EBP1

The information contained herein is subject to change without notice.
 The information contained herein is subject to change without notice.

[•] For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.

The products described in this document are subject to the foreign exchange and foreign trade laws.

TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.

- (6) 8-bit timers : 8 channels
- (7) 16-bit timers : 6 channels
- (8) Pattern generator : 2 channels
- (9) General-purpose serial interface : 4 channels
 - UART/Synchronous mode : 4 channels (ch.0 to ch.3)
 - IrDA Ver.1.0(115kbps) mode selectable : 1 channels (ch.0)
- (10) Serial bus interface : 2 channels
 - I²C bus mode/clock synchronous mode selectable
- (11) High Speed serial interface : 2 channels
- (12) SDRAM controller : 1 channels
 - Supported 16M, 64M-bit SDR (Single Data Rate)-SDRAM
 - Supported not only operate as RAM and Data for LCD display but also programming directly from SDRAM
- (13) 10-bit AD converter : 12 channels
- (14) 8-bit DA converter : 2 channels
- (15) Watchdog timer
- (16) Key-on wake up (only for HALT release) : 8 channels
- (17) Interrupts : 71 interrupts
 - 9 CPU interrupts : Software interrupt instruction and illegal instruction
 - 49 internal interrupts : Seven selectable priority levels
 - 13 external interrupts(INT0 to INTB, NMI): Seven selectable priority levels (INT0 to INTB) (INT0 to INTB are selectable edge or level interrupt)
- (18) External bus release function
- (19) Input/output ports : 83 pins
- (20) Stand-by function
 - Three Halt modes : Idle2 (programmable), Idle1, Stop
- (21) Clock controller
 - Clock doubler (PLL) : fc = f_{OSCH}×4 (fc=40MHz @ f_{OSCH}=10MHz)
 - Clock gear function : Select a High-frequency clock fc to fc/16
- (22) Operating voltage
 - VCC = 3.0 V to 3.6 V (fc max = 40MHz)
- (23) Package
 - 144 pin QFP : P-LQFP144-1616-0.40C



Figure 1.1 TMP92CM27 block diagram

2. Pin assignment and pin functions

The assignment of input/output pins for the TMP92CM27, their names and functions are as follows:

2.1 Pin assignment Diagram

Figure 2.1.1 shows the pin assignment of the TMP92CM27FG.



Figure 2.1.1 Pin assignment diagram (144 pin LQFP)

2.2 Pin names and functions

The following table shows the names and functions of the input/output pins

| Pin name | Number of Pin | I/O | Function | |
|------------------|------------------|--------|--|--|
| D0 to D7 | 8 | I/O | Data: Data bus D0 to D7 | |
| P10 to P17 | 8 | I/O | Port 1: I/O port Input or output specifiable in units of bits | |
| D8 to D15 | | I/O | Data: Data bus D8 to D15 | |
| A0 to A7 | 8 | Output | Address: Address bus A0 to A7 | |
| A8 to A15 | 8 | Output | Address: Address bus A8 to A15 | |
| P60 to P67 | 8 | I/O | Port 6: I/O port | |
| A16 to A23 | | Output | Address: Address bus A16 to A23 | |
| RD | 1 | Output | Read: Outputs strobe signal for read external memory (with pull-up register) | |
| P71 | 1 | I/O | Port 71: I/O port (Schmitt input, with pull-up register) | |
| WRLL | | Output | Write: Output strobe signal for writing data on pins D0 to D7 | |
| P72 | 1 | I/O | Port 72: I/O port (schmitt input, with pull-up register) | |
| WRLU | | Output | Write: Output strobe signal for writing data on pins D8 to D15 | |
| P73 | 1 | I/O | Port 73: I/O port (schmitt input) | |
| R/\overline{W} | | Output | Read/Write: 1 represents read or dummy cycle; 0 represents write cycle | |
| P74 | 1 | I/O | Port 74: I/O port (Schmitt input, with pull-up register) | |
| SRWR | | Output | Write enable for SRAM: Strobe signal for writing data | |
| P75 | 1 | I/O | Port 75: I/O port (Schmitt input, with pull-up register) | |
| SRLLB | | Output | Data enable for SRAM on pins D0 to D7 | |
| P76 | 1 | I/O | Port 76: I/O port (Schmitt input, with pull-up register) | |
| SRLUB | | Output | Data enable for SRAM on pins D8 to D15 | |
| P77 | 1 | I/O | Port 77: I/O port (Schmitt input) | |
| WAIT | | Input | Wait: Signal used to request CPU bus wait | |
| P80 | 1 | Output | Port 80: Output port | |
| CS0 | | Output | Chip select 0: Outputs "Low" when address is within specified address area | |
| P81 | 1 | Output | Port 81: Output port | |
| CS1 | | Output | Chip select 1: Outputs "Low" when address is within specified address area | |
| P82 | 1 | Output | Port 82: Output port | |
| CS2 | | Output | Chip select 2: Outputs "Low" when address is within specified address area | |
| P83 | 1 | Output | Port 83: Output port | |
| CS3 | | Output | Chip select 3: Outputs "Low" when address is within specified address area | |
| SDCS | | Output | Chip select for SDRAM: Outputs "Low" when address is within SDRAM address area | |
| P84 | 1 | Output | Port 84: Output port | |
| $\overline{CS4}$ | | Output | Chip select 4: Outputs "Low" when address is within specified address area | |
| P85 | 1 | Output | Port 85: Output port | |
| CS5 | | Output | Chip select 5: Outputs "Low" when address is within specified address area | |
| WDTOUT | | Output | Watchdog timer output pin | |
| P86 | 1 | I/O | Port 86: I/O port (Schmitt input) | |
| BUSRQ | | Input | Bus request: request pin that set external memory bus to high-impedance | |
| | | 1 | (for External DMAC) | |
| P87 | 1 | I/O | Port 87: I/O port (Schmitt input) | |
| BUSAK | | Output | Bus acknowledge: this pin show that external memory bus pin is set to high-impedance | |
| | | | by receiving BUSRQ (for External DMAC) | |

| Table 2.2.1 Pin names and functions (| (1/5) |) |
|---------------------------------------|-------|---|
| | | |

| Table 2.2.2 Pin nar | mes and functions (2/5) |) |
|---------------------|-------------------------|---|
| | | |

| Pin name | Number of Pin | I/O | Function | | |
|----------|------------------|--------|---|--|--|
| P90 | 1 | Output | Port 90: Output port | | |
| SDWE | | Output | Write enable for SDRAM | | |
| P91 | 1 | Output | Port 91: Output port | | |
| SDRAS | | Output | Row address strobe for SDRAM | | |
| P92 | 1 | Output | Port 92: Output port | | |
| SDCAS | | Output | Column address strobe for SDRAM | | |
| P93 | 1 | Output | Port 93: Output port | | |
| SDLLDQM | | Output | Data enable for SDRAM on pins D0 to D7 | | |
| P94 | 1 | Output | Port 94: Output port | | |
| SDLUDQM | | Output | Data enable for SDRAM on pins D8 to D15 | | |
| P95 | 1 | Output | Port 95: Output port | | |
| SDCKE | | Output | Clock enable for SDRAM | | |
| P96 | 1 | Output | Port 96: Output port | | |
| SDCLK | | Output | Clock for SDRAM | | |
| PA0 | 1 | I/O | Port A0: I/O port (Schmitt input) | | |
| RXD0 | | Input | Serial 0 receive data | | |
| PA1 | 1 | I/O | Port A1: I/O port (Schmitt input) | | |
| TXD0 | | Output | Serial 0 send data: Open-drain output programmable | | |
| PA2 | 1 | I/O | Port A2: I/O port (Schmitt input) | | |
| SCLK0 | | I/O | Serial 0 clock I/O | | |
| CTS0 | | Input | Serial 0 data send enable (Clear To Send) | | |
| PA3 | 1 | I/O | Port A3: I/O port (Schmitt input) | | |
| RXD1 | | Input | Serial 1 receive data | | |
| PA4 | 1 | I/O | Port A4: I/O port (Schmitt input) | | |
| TXD1 | | Output | Serial 1 send data: Open-drain output programmable | | |
| PA5 | 1 | I/O | Port A5: I/O port (Schmitt input) | | |
| SCLK1 | | I/O | Serial 1 clock I/O | | |
| CTS1 | | Input | Serial 1 data send enable (Clear To Send) | | |
| PC0 | 1 | I/O | Port C0: I/O port (Schmitt input) | | |
| SO0 | | Output | Serial bus interface 0 send data at SIO mode | | |
| SDA0 | | I/O | Serial bus interface 0 send/receive data at I ² C mode | | |
| | | | Open-drain output programmable | | |
| PC1 | 1 | I/O | Port C1: I/O port (Schmitt input) | | |
| SI0 | | Input | Serial bus interface 0 receive data at SIO mode | | |
| SCL0 | | I/O | Serial bus interface 0 clock I/O data at I ² C mode | | |
| | | | Open-drain output programmable | | |
| PC2 | 1 | I/O | Port C2: I/O port (Schmitt input) | | |
| SCK0 | | I/O | Serial bus interface 0 clock I/O data at SIO mode | | |
| PC3 | 1 | I/O | Port C3: I/O port (Schmitt input) | | |
| SO1 | | Output | Serial bus interface 1 send data at SIO mode | | |
| SDA1 | | I/O | Serial bus interface 1 send/receive data at I ² C mode | | |
| | | | Open-drain output programmable | | |
| PC4 | 1 | I/O | Port C4: I/O port (Schmitt input) | | |
| SI1 | | Input | Serial bus interface 1 receive data at SIO mode | | |
| SCL1 | | I/O | Serial bus interface 1 clock I/O data at I ² C mode | | |
| | | | Open-drain output programmable | | |
| PC5 | 1 | I/O | Port C5: I/O port (Schmitt input) | | |
| SCK1 | | I/O | Serial bus interface 1 clock I/O data at SIO mode | | |

| Table 2.2.3 Pin | names and functions | (3/5) | |
|-----------------|---------------------|-------|--|
| | | · · · | |

| Pin name | Number of Pin | I/O | Function | |
|--------------|------------------|--------|--|--|
| | 1 | 1/0 | Port D0: 1/O port | |
| | | Input | High speed Serial O receive data | |
| PD1 | 1 | 1/0 | Port D1: I/O port (Schmitt input) | |
| HSSO0 | ' | Output | High speed Serial 0 send data | |
| PD2 | 1 | | Port D2: I/O port (Schmitt input) | |
| | 1 | 0utput | High speed Serial 0 clock I/O | |
| | 1 | | Port D3: I/O port (Schmitt input) | |
| RXD2 | | Input | Serial 2 receive data | |
| | 1 | 1/0 | Bort D1: I/O port (Schmitt input) | |
| | | Output | Serial 2 send data: Open-drain output programmable | |
| PD5 | 1 | | | |
| FD0 SCLK2 | | 1/0 | Sorial 2 clock I/O | |
| | | I/O | Serial 2 clock //O | |
| 0132 | | Input | | |
| PF0 | 1 | 1/0 | Port F0: I/O port (Schmitt input) | |
| TAUIN | | Input | 8-bit timer 0 input: Input pin of 8-bit timer 1 MRA0 | |
| IN10 | | Input | Interrupt request pin 0: Interrupt request pin with programmable level/rising/failing edge | |
| PF1 | 1 | I/O | Port F1: I/O port (Schmitt input) | |
| TA1OUT | | Output | 8-bit timer 1 output: Output pin of 8-bit timer TMRA0 or TMRA1 | |
| PF2 | 1 | I/O | Port F2: I/O port (Schmitt input) | |
| TA2IN | | Input | 8-bit timer 2 input: Input pin of 8-bit timer TMRA2 | |
| INT1 | | Input | Interrupt request pin 1: Interrupt request pin with programmable level/rising/falling edge | |
| PF3 | 1 | I/O | Port F3: I/O port (Schmitt input) | |
| TA3OUT | | Output | 8-bit timer 3 output: Output pin of 8-bit timer TMRA2 or TMRA3 | |
| PF4 | 1 | I/O | Port F4: I/O port (Schmitt input) | |
| TA4IN | | Input | 8-bit timer 4 input: Input pin of 8-bit timer TMRA4 | |
| INT2 | | Input | Interrupt request pin 2: Interrupt request pin with programmable level/rising/falling edge | |
| PF5 | 1 | I/O | Port F5: I/O port (Schmitt input) | |
| TA5OUT | | Output | 8-bit timer 5 output: Output pin of 8-bit timer TMRA4 or TMRA5 | |
| PF6 | 1 | I/O | Port F6: I/O port (Schmitt input) | |
| TA6IN | | Input | 8-bit timer 6 input: Input pin of 8-bit timer TMRA6 | |
| INT3 | | Input | Interrupt request pin 3: Interrupt request pin with programmable level/rising/falling edge | |
| PJ0 | 1 | I/O | Port J0: I/O port (Schmitt input) | |
| TB0OUT0 | | Output | 16-bit timer 0 output 0: Output pin of 16-bit timer TMRB0 | |
| PJ1 | 1 | I/O | Port J1: I/O port (Schmitt input) | |
| TB0OUT1 | | Output | 16-bit timer 0 output 1: Output pin of 16-bit timer TMRB0 | |
| PJ2 | 1 | I/O | Port J2: I/O port (Schmitt input) | |
| TB1OUT0 | | Output | 16-bit timer 1 output 0: Output pin of 16-bit timer TMRB1 | |
| PJ3 | 1 | I/O | Port J3: I/O port (Schmitt input) | |
| TB1OUT1 | | Output | 16-bit timer 1 output 1: Output pin of 16-bit timer TMRB1 | |
| PJ4 | 1 | I/O | Port J4: I/O port (Schmitt input) | |
| TB2OUT0 | | Output | 16-bit timer 2 output 0: Output pin of 16-bit timer TMRB2 | |
| TB4OUT0 | | Output | 16-bit timer 4 output 0: Output pin of 16-bit timer TMRB4 | |
| PJ5 | 1 | I/O | Port J5: I/O port (Schmitt input) | |
| TB2OUT1 | | Output | 16-bit timer 2 output 1: Output pin of 16-bit timer TMRB2 | |
| TB4OUT1 | | Output | 16-bit timer 4 output 1: Output pin of 16-bit timer TMRB4 | |
| PJ6 | 1 | I/O | Port J6: I/O port (Schmitt input) | |
| TB3OUT0 | | Output | 16-bit timer 3 output 0: Output pin of 16-bit timer TMRB3 | |
| TB5OUT0 | | Output | 16-bit timer 5 output 0: Output pin of 16-bit timer TMRB5 | |
| PJ7 | 1 | I/O | Port J7: I/O port (Schmitt input) | |
| TB3OUT1 | | Output | 16-bit timer 3 output 1: Output pin of 16-bit timer TMRB3 | |
| TB5OUT1 | | Output | 16-bit timer 5 output 1: Output pin of 16-bit timer TMRB5 | |

| Table 2.2.4 Pin names and functions (4/5 |
|--|
|--|

| Pin name | Number of Pin | I/O | Function | |
|----------|------------------|--------|---|--|
| PK0 | 1 | Input | Port K0: Input port (Schmitt input) | |
| TBOINO | | Input | 16-bit timer 0 input 0: Input of count/capture trigger in 16-bit TMRB0 | |
| INT4 | | Input | Interrupt request pin 4 : Interrupt request pin with programmable level/rising/falling edge | |
| PK1 | 1 | Input | Port K1: Input port (Schmitt input) | |
| TB0IN1 | | Input | 16-bit timer 0 input 1: Input of count/capture trigger in 16-bit TMRB0 | |
| INT5 | | Input | Interrupt request pin 5 : Interrupt request pin with programmable level/rising/falling edge | |
| PK2 | 1 | Input | Port K2: Input port (Schmitt input) | |
| TB1IN0 | | Input | 16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1 | |
| INT6 | | Input | Interrupt request pin 6 : Interrupt request pin with programmable level/rising/falling edge | |
| PK3 | 1 | Input | Port K3: Input port (Schmitt input) | |
| TB1IN1 | - | Input | 16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1 | |
| INT7 | | Input | Interrupt request pin 7 : Interrupt request pin with programmable level/rising/falling edge | |
| PK4 | 1 | Input | Port K4: Input port (Schmitt input) | |
| TB2IN0 | • | Input | 16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2 | |
| INT8 | | Input | Interrupt request pin 8 : Interrupt request pin with programmable level/rising/falling edge | |
| PK5 | 1 | Input | Port K5: Input port (Schmitt input) | |
| TB2IN1 | | Input | 16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2 | |
| INT9 | | Input | Interrupt request pin 9 : Interrupt request pin with programmable level/rising/falling edge | |
| PK6 | 1 | Input | Port K6: Input port (Schmitt input) | |
| TB3IN0 | • | Input | 16-bit timer 3 input 0: Input of count/capture trigger in 16-bit TMRB3 | |
| | | Input | Interrupt request pin A : Interrupt request pin with programmable level/rising/falling edge | |
| | 1 | Input | Port K7: Input port (Schmitt input) | |
| TB3IN1 | I | Input | 16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3 | |
| INTR | | Input | Interrupt request pin B : Interrupt request pin with programmable level/rising/falling edge | |
| PL 0 | 1 | 1/0 | Port I 0: I/O port (Schmitt input) | |
| PG00 | | Output | Pattern generator output 00 | |
| RXD3 | | Innut | Serial 3 receive data | |
| PI 1 | 1 | 1/0 | Port I 1: I/O port (Schmitt input) | |
| PG01 | | Output | Pattern generator output 01 | |
| | | Output | Serial 3 send data: Open-drain output programmable | |
| PI 2 | 1 | | Port I 2: 1/0 port (Schmitt input) | |
| PG02 | ' | Output | Pattern generator output 02 | |
| SCLK3 | | | Serial 3 clock I/O | |
| | | Input | Serial 3 data send enable (Clear To Send) | |
| BLO | 4 | 1/0 | | |
| PL3 | 1 | I/O | Port L3: I/O port (Schmitt Input) | |
| | | Output | Pattern generator output 03 | |
| | 4 | | o-bit timer 7 output. Output pin of 8-bit timer TMRA6 of TMRA7 | |
| PL4 | 1 | | Port L4: I/O port | |
| PG10 | | Output | Pattern generator output 10 | |
| HSSII | | Input | | |
| PL5 | 1 | I/O | Poir Lo: I/O poir (Schmitt Input) | |
| PG11 | | Output | Pattern generator output 11 | |
| H55U1 | | | High speed Serial 1 send data | |
| PL6 | 1 | 1/U | Port Lb: I/O port (Schmitt Input) | |
| PG12 | | Output | JT Pattern generator output 12 | |
| | | Output | It High speed Serial 1 clock I/O | |
| PL/ | 1 | 1/O | Port L/: I/O port (Schmitt Input) | |
| rgi3 | 1 | Output | Pattern generator output 13 | |

| Table 2.2.5 Pin names and functions | (5/5) |) |
|-------------------------------------|-------|---|
| | (| 1 |

| Pin name | Number of Pin | I/O | Function | | |
|--------------|------------------|----------|---|--|--|
| PM0 to PM7 | 8 | Input | Port M: Input port (Schmitt input) | | |
| AN0 to AN7 | | 1 | Analog input 0 to 7: Pin used to input to AD converter | | |
| KI0 to KI7 | | | Key input 0 to 7: Pin used of Key-on wakeup 0 to 7 | | |
| PN0 to PN3 | 4 | Input | Port N: Input port (Schmitt input) | | |
| AN8 to AN11 | | 1 | Analog input 8 to 11: Pin used to input to AD converter | | |
| ADTRG | | ' | AD trigger: Signal used for request AD start (Shared with PN3) | | |
| NMI | 1 | Input | Non-maskable interrupt request pin: Interrupt request pin with programmable falling | | |
| | <u> </u> | | edge level or with both edge levels programmable (Schmitt input) | | |
| DAOUT0 | 1 | Output | Digital output 0: Pin used to output to DA converter 0 | | |
| DAOUT1 | 1 | Output | Digital output 1: Pin used to output to DA converter 1 | | |
| AM0, AM1 | 2 | Input | Operation mode: | | |
| | 1 1 | 1 | Fixed to AM1="0",AM0="1" External 16-bit bus start | | |
| | | 1 | Fixed to AM1="1",AM0="0" External 8-bit bus start | | |
| | | 1 | Fixed to AM1="1",AM0="1" Reserved | | |
| | | ļ | Fixed to AM1="0",AM0="0" Reserved | | |
| X1 / X2 | 2 | I/O | High-frequency oscillator connection I/O pins | | |
| RESET | 1 | Input | Reset: Initializes TMP92CM27 (Schmitt input, with pull-up register) | | |
| AVCC / VREFH | 1 | Input | Pin used to both power supply pin for AD converter and standard power supply for AD | | |
| | L | | converter (H) | | |
| AVSS / VREFL | 1 | Input | Pin used to both GND pin for AD converter (0V) and standard power supply pin for AD | | |
| | | <u> </u> | converter (L) | | |
| DAVCC / | 1 | Input | Pin used to both power supply pin for DA converter and standard power supply for DA | | |
| DAREF | | <u> </u> | converter | | |
| DAVSS | 1 | Input | Pin used to both GND pin for DA converter (0V) | | |
| DVCC | 4 | ' | Power supply pin (All DVCC pins should be connected with the power supply pin) | | |
| DVSS | 4 | i - ' | GND pins (0V) (All DVSS pins should be connected with GND (0V)) | | |

3. Operation

This section describes the basic components, functions and operation of the TMP92CM27.

3.1 CPU

The TMP92CM27 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

3.1.1 CPU Outline

TLCS-900/H1 CPU is high-speed and high-performance CPU based on TLCS-900/L1 CPU.TLCS-900/H1 CPU has expanded 32-bit internal data bus to process instructions more quickly.

Outline is as follows:

| Parameter | TMP92CM27 | | |
|--|---|--|--|
| Width of CPU address bus | 24 bits | | |
| Width of CPU data bus | | 32 bits | |
| Internal operating frequency | | Max 20MHz | |
| Minimum bus cycle | 1-clock | access (50ns at f _{SYS} = 20MHz) | |
| Internal RAM | | 32-bit 1-clock access | |
| Internel I/O | 8-bit, 2-clock access | CGEAR, INTC, PORT, MEMC, TMRA, TMRB, PG, SIO, SBI, SDRAMC, ADC, DAC, WDT | |
| internal i/O | 16-bit, 2-clock access | HSIO | |
| External memory (SRAM etc) | 8 ro 16-bit 2-clock access (can insert some waits) | | |
| External memory (SDRAM) | 16-bit 1-clock access | | |
| Minimum instruction Execution cycle | 1-clock(50ns at f _{SYS} = 20MHz) | | |
| Conditional jump | 2-clock(100ns at f _{SYS} = 20MHz) | | |
| Instruction queue buffer | 12 bytes | | |
| Instruction set | Compatible with TLCS-900/L1 (LDX instruction is deleted) | | |
| CPU mode | Only maximum mode | | |
| Micro DMA | 8 channel | | |

| Table 3.1.1 | TMP92CM27 | Outline |
|-------------|-----------|-------------|
| | | • • • • • • |

3.1.2 Reset Operation

When resetting the TMP92CM27, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input low for at least 20 system clocks (16 µs at fc = 40 MHz).

At reset, since the clock doubler (PLL) is bypassed and clock-gear is set to 1/16, system clock operates at 1.25 MHz (fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

- Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:
 - PC<7:0> \leftarrow data in location FFFF00H
 - PC<15:8> \leftarrow data in location FFFF01H
 - PC<23:16> \leftarrow data in location FFF02H
- Sets the stack pointer (XSP) to 0000000H.
- Sets bits <IFF2:0> of the status register (SR) to "111" (thereby setting the interrupt level mask register to level 7).
- Clears bits <RFP1:0> of the status register to "00" (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as table of "special function register" in section 5.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Internal reset is released as soon as external reset is released.

The operation of memory controller cannot be insured until power supply becomes stable after power-on reset. The external RAM data provided before turning on the TMP92CM27 may be spoiled because the control signals are unstable until power supply becomes stable after power-on reset.



Figure 3.1.1 Power on Reset Timing Example

3.1.3 Setting of AM0 and AM1

Set AM1 and AM0 pins like Table 3.1.2 according to system usage.

| Operation mode | Mode Setup Input Pin | | | | |
|--|----------------------|-----|-----|--|--|
| Operation mode | RESET | AM1 | AM0 | | |
| 16-bit external bus start (Multi 16 Mode) | | 0 | 1 | | |
| 8-bit external bus start (Multi 8 Mode) | | 1 | 0 | | |
| Reserved | | 1 | 1 | | |
| Reserved | | 0 | 0 | | |

Table 3.1.2 Operation Mode Setup Table

3.2 Memory Map





Figure 3.2.1 Memory Map

- Note 1: Provisional emulator control area is for an emulator, it is mapped F00000H to F0FFFFH after reset. On emulator \overline{WR} signal and \overline{RD} signal are asserted, when this area is accessed. Be carefull to use external memory.
- Note 2: Don't use the last 16-bytes area (FFFF0H to FFFFFH). This area is reserved for an emulator.

3.3 Clock Function and Stand-by Function

TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

- This chapter is organized as follows:
 - 3.3.1 Block diagram of system clock
 - 3.3.2 SFR
 - 3.3.3 System clock controller
 - 3.3.4 Clock doubler (PLL)
 - 3.3.5 Noise reducing circuits
 - 3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.
1) Change CPU clock (PLLCR0 <FCSEL> ← "0")

2) Stop PLL circuit (PLLCR1 <PLLON> \leftarrow "0")

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.

You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called f_{OSCH} and clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined to as one state.

3.3.1 Block Diagram of System Clock



Figure 3.3.2 Block Diagram of System Clock

92CM27-16

| 0.0. | | | | | | | | | | |
|---------|-------------|-----------|---|---------------------------|-----------|--------------|---------------------|----------------|---------------|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR0 | Bit symbol | / | / | | | | - | | | |
| (10E0H) | Read/Write | | | | | | R/W | | | |
| | After reset | | | | | | 0 | | | |
| | Function | | | | | | Always write "0" | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR1 | Bit symbol | | | | | | GEAR2 | GEAR1 | GEAR0 | |
| (10E1H) | Read/Write | | | | | | | R/W | • | |
| | After reset | | | | | | 1 | 0 | 0 | |
| | Function | | | | | | Select gear v | alue of high-f | requency (fc) | |
| | | | | | | | 000: fc | | | |
| | | | | | | | 001: fc/2 | | | |
| | | | | | | | 010: fc/4 | | | |
| | | | | | | | 011: fc/8 | | | |
| | | | | | | | 100: fc/16 | | | |
| | | | | | | | 101: (Reserv | ed) | | |
| | | | | | | | 110: (Reserv | ed) | | |
| | | | | | | | 111: (Reserv | ed) | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR2 | Bit symbol | - | | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | | DRVE | |
| (10E2H) | Read/Write | R/W | | R/W | R/W | R/W | R/W | | R/W | |
| | After reset | 0 | | 1 | 0 | 1 | 1 | | 0 | |
| | Function | Always | | Warm-up tim | her | HALT mode | | | 1: | |
| | | write "0" | | 00: Reserve | d | 00: Reserved | | | The inside of | |
| | | | | 01: 2 ⁸ /input | frequency | 01: STOP m | iode | | STOP mode | |
| | | | | 10: 214/input | frequency | 10: IDLE1 m | node | | also drives a | |
| | | | | 11: 216/input | frequency | 11: IDLE2 m | node | | pin | |

3.3.2 SFR

Note 1: SYSCR0<bit7> can read "1".

Note 2: SYSCR0<bit6:3>, SYSCR0<bit1:0>, SYSCR1<bit7:3>, and SYSCR2<bit6,1> can read "0".

Figure 3.3.3 SFR for System Clock

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|--------------|-------------------|---------------|---------------------|------------------|---------------|----------------|---|
| EMCCR0 | Bit symbol | PROTECT | | | | | EXTIN | DRVOSCH | |
| (10E3H) | Read/Write | R | | | | | R/W | R/W | |
| | After reset | 0 | | | | | 0 | 1 | |
| | Function | Protect flag | | | | | 1: External | fc oscillator | |
| | | 0: OFF | | | | | clock | driver ability | |
| | | 1: ON | | | | | | 1: Normal | |
| | | | | | | | | 0: Weak | |
| EMCCR1 | Bit symbol | | | | | | | | |
| (10E4H) | Read/Write | | | | | | | | |
| | After reset | | Switchi | a the protect | | rito to followiu | | nd KEV | |
| | Function | | Switchii 1et_l | | $1 - 5\Delta H EMC$ | | IN ISI-RET, Z | Mrita | |
| EMCCR2 | Bit symbol | | 2nd- | | 1 = 351, EMC | CCR2 = 5AH i | n succession | write | |
| (10E5H) | Read/Write | | | | ,, | | | | |
| | After reset | | | | | | | | |
| | Function | | | | | | | | |

Note 1: EMCCR0<bit0> can read "1".

- Note 2: EMCCR0<bit6:3> can read "0".
- Note 3: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock

0

PLLCRO (10E8H)

| 0 Bit symbol | FCSEL | LUPFG | | | |
|--------------|---|---|--|--|--|
|) Read/Write | R/W | R | | | |
| After reset | 0 | 0 | | | |
| Function | Select fc clock 0: f _{OSCH} 1: f _{PLL} | Lock up timer status flag 0: Not end 1: End | | | |

4

3

2

1

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L's DFM.

5

Note 2: PLLCR0<bit7>,<bit4:0> can read "0".

7

6

PLLCR1 (10E9H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------------------------|---|---|---|---|---|---|---|
| Bit symbol | PLLON | | | | | | | |
| Read/Write | R/W | | | | | | | |
| After reset | 0 | | | | | | | |
| Function | Control on/off 0: OFF 1: ON | | | | | | | |

Note 1: PLLCR1<bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization $\langle \text{GEAR2:0} \rangle =$ "100" will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after reset.

For example, $f_{\rm SYS}$ is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Clock gear controller

The f_{FPH} is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example: Changing to a high-frequency gear

SYSCR1 EQU 10E1H

| LD | (SYSCR1), XXXXX001B ; | Changes f_{SYS} to fc/2. |
|----|-----------------------|-----------------------------------|
| LD | (DUMMY), 00H | Dummy instruction |

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

Example:

SYSCR1

| EQU | 10E1H | | | | | | | |
|---|---------------------|---|-----------------------------------|--|--|--|--|--|
| LD | (SYSCR1), XXXXX010B | ; | Changes f _{SYS} to fc/4. | | | | | |
| LD | (DUMMY), 00H | ; | Dummy instruction | | | | | |
| Instruction to be executed after clock gear has changed | | | | | | | | |

3.3.4 Clock Doubler (PLL)

PLL outputs the f_{PLL} clock signal, which is four times as fast as f_{OSCH} . It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following. $f_{OSCH} = 6$ to 10 MHz (V_{CC} = 3.0 to 3.6 V)

```
Note 2: PLLCR0 <LUPFG>
```

Example 1: PLL starting

The logic of PLLCR0 <LUPFG> is different from 900/L1's DFM. Be careful to judge an end of lock up time

The following is an setting example for PLL starting and PLL stopping.

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H LD (PLLCR1), 1 X X X X X X X B ; Enables PLL operation and starts lock up. LUP: BIT 5, (PLLCR0) Detects end of lock up JR Z, LUP (PLLCR0), X 1 X X X X X X B ; Changes fc from 10 MHz to 40 MHz. ID X: Don't care <PLLON> <FCSEL> $\Lambda \Lambda \Lambda \Lambda \Lambda \Lambda$ \mathcal{M} PLL output: fPLL MMMMMCounts up by fOSCH Lock up timer <LUPFG> After lock up During lock up

System clock fsys

Starts PLL operation and

starts lock up

Changes from 10 MHz to 40 MHz

Ends of lock up



Example 2: PLL stopping

Limitation point on the use of PLL

1. If you stop PLL operation during using PLL, you should execute following setting in the same order.

| LD | (PLLCR0), 00H | ; | Change the clock $f_{\text{PLL}} to \; f_{\text{OSCH}}$ |
|----|---------------|---|---|
| LD | (PLLCR1), 00H | ; | PLL stop |

Examples of settings are below.

(2) Change/stop control

(OK) PLL use mode $(f_{PLL}) \rightarrow$ Set the STOP mode \rightarrow High-frequency oscillator operation mode $(f_{OSCH}) \rightarrow$ PLL stop \rightarrow Halt (High-frequency oscillator stop)

| LD | (SYSCR2), | $0 \ X 0 \ 1 \ X - B$; | Set the STOP mode (This command can execute before use of PLL) |
|------|-----------|-------------------------|---|
| LD | (PLLCR0), | X 0 – X X X X X B ; | Change the system clock fPLL to fOSCH |
| LD | (PLLCR1), | 0 X X X X X X X B ; | PLL stop |
| HALT | | ; | Shift to STOP mode |

(Error) PLL use mode (f_{PLL}) \rightarrow Set the STOP mode \rightarrow Halt (High-frequency oscillator stop)

| LD | (SYSCR2), | $0 \ X \ 0 \ 1 \ X - B$; | Set the STOP mode (This command can execute before use of PLL) |
|------|-----------|---------------------------|---|
| HALT | | ; | Shift to STOP mode |

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents

These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0 <DRVOSCH> = "0") is available to use in case of $f_{OSCH} = 6$ to 10 MHz condition.

(2) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".

(3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTP0 interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5 MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

- 2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 3. PLL

PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

| Internal I/O | SFR |
|--------------|---------------------------|
| TMRA01 | TA01RUN <i2ta01></i2ta01> |
| TMRA23 | TA23RUN <i2ta23></i2ta23> |
| TMRA45 | TA45RUN <i2ta45></i2ta45> |
| TMRA67 | TA67RUN <i2ta67></i2ta67> |
| TMRB0 | TB0RUN <i2tb0></i2tb0> |
| TMRB1 | TB1RUN <i2tb1></i2tb1> |
| TMRB2 | TB2RUN <i2tb2></i2tb2> |
| TMRB3 | TB3RUN <i2tb3></i2tb3> |
| TMRB4 | TB4RUN <i2tb4></i2tb4> |
| TMRB5 | TB5RUN <i2tb5></i2tb5> |
| SIO0 | SC0MOD1 <i2s0></i2s0> |
| SIO1 | SC1MOD1 <i2s1></i2s1> |
| SIO2 | SC2MOD1 <i2s2></i2s2> |
| SIO3 | SC3MOD1 <i2s3></i2s3> |
| SBI0 | SBI0BR0 <i2sbi0></i2sbi0> |
| SBI1 | SBI1BR0 <i2sbi1></i2sbi1> |
| AD Converter | ADMOD1 <i2ad></i2ad> |
| WDT | WDMOD <i2wdt></i2wdt> |

Table 3.3.1 SFR Setting Operation during IDLE2 Mode

- 2. IDLE1: Only the oscillator and the Special timer for clock operate.
- 3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.2

| HALT Mode | | IDLE2 | IDLE1 | STOP | | | |
|-----------|----------------------------|---|------------------------|------|--|--|--|
| SYS | SCR2 <haltm1:0></haltm1:0> | 11 | 10 | 01 | | | |
| | CPU | 5 | Stop | | | | |
| | I/O ports | The state at the time of "HALT" instruction execution is held. | Table 3.3.8 references | | | | |
| | TMRA, TMRB | | | | | | |
| | SIO, SBI | Available to select | Stop | | | | |
| Block | AD converter | operation block | | | | | |
| | WDT | | | | | | |
| | SDRAMC, | | | | | | |
| | Interrupt controller, | Operate | | | | | |
| | HSIO, | Operate | | | | | |
| | PG (Note) | | | | | | |

| | Table 3.3.2 | I/O Operatior | n during HALT Modes |
|--|-------------|---------------|---------------------|
|--|-------------|---------------|---------------------|

- Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.
- Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1".

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm-up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

| Status of Received Interrupt | | Interrupt Enabled | | | Interrupt Disabled | | | |
|---|--------------------|--------------------------------------|-------|--------------------------------------|--------------------|-------|-----------------|-----------------|
| | | (Interrupt level) ≥ (Interrupt mask) | | (Interrupt level) < (Interrupt mask) | | | | |
| HALT Mode | | IDLE2 | IDLE1 | STOP | IDLE2 | IDLE1 | STOP | |
| | | NMI | • | • | *1 | - | _ | _ |
| | | INTWDT | • | × | × | - | _ | - |
| Source of Halt State Clearance Interrupt | INT0 to 3 (Note 1) | • | • | *1 ◆ | 0 | 0 | 0 ^{*1} | |
| | | INT4 to 7 (PORT) (Note 1) (Note 3) | • | * | *1 | 0 | 0 | 0 ^{*1} |
| | | INT4 to 7 (TMRB0 to 1) (Note 3) | • | × | × | × | × | × |
| | | INT8 to B (PORT) (Note 1) (Note 3) | • | × | × | × | × | × |
| | rupt | INT8 to B (TMRB2 to 3) (Note 3) | • | × | × | × | × | × |
| | Inter | INTTA0 to 7 | • | × | × | × | × | × |
| | | INTTB00 to 51, INTTBOX | • | × | × | × | × | × |
| | | INTRX0 to 3, INTTX0 to 3 | • | × | × | × | × | × |
| | | INTAD | • | × | × | × | × | × |
| | | INTSBI0 to 1 | • | × | × | × | × | × |
| | | INTHSC0 to 1 | • | × | × | × | × | × |
| | | KI (Key On WakeUp) (Note 2) | 0 | 0 | 0*1 | 0 | 0 | 0*1 |
| | | RESET | | Initialize LSI | | | | |

| Table 3 3 3 | Source of Halt State Clearance and Halt Clearance Operation |
|-------------|---|
| Table 3.3.3 | |

- •: After clearing the HALT mode, CPU starts interrupt processing.
- •: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- $\times: \$ It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
 - Note 1: When the HALT mode is cleared by an INT0 to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.
 - Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.
 - Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.
 - Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example: Releasing IDLE1 mode

| An INTO interrupt clears the halt state when the device is in IDLE1 me | | | | state when the device is in IDLE1 mode. |
|--|----------------------------|---|---|--|
| Address 10003H 10006H 10009H 1000CH 1000EH | LD LD LD EI LD | (IIMC1), 00H (IIMC2), 00H (INTE01), 06H 5 (SYSCR2), 28H | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | Selects INT0 interrupt rising edge. Selects INT0 interrupt edge Sets INT0 interrupt level to 6. Sets interrupt level to 5 for CPU. Sets HALT mode to IDLE1 mode. |
| 1001111 | HALT | | , | |
| INT0_ | | <u> </u> | | →INT0 interrupt routine |
| 10012H | LD | XX, XX | | RETI |

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.



Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.



Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

| Table 3.3.4 | Example of a setting of Warm-up time of oscillator (at the time of STOP mode release) |
|-------------|---|
| | at f _{OSCH} = 16 MHz |

| SYSCR2 <wuptm1:0></wuptm1:0> | | | | |
|------------------------------|-----------------------|-----------------------|--|--|
| 01 (2 ⁸) | 10 (2 ¹⁴) | 11 (2 ¹⁶) | | |
| 16 µs | 1.024 ms | 4.096 ms | | |

3.3 Clock Function and Stand-by Function

TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

- This chapter is organized as follows:
 - 3.3.1 Block diagram of system clock
 - 3.3.2 SFR
 - 3.3.3 System clock controller
 - 3.3.4 Clock doubler (PLL)
 - 3.3.5 Noise reducing circuits
 - 3.3.6 Stand-by controller
The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.
1) Change CPU clock (PLLCR0 <FCSEL> ← "0")

2) Stop PLL circuit (PLLCR1 <PLLON> \leftarrow "0")

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.

You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called f_{OSCH} and clock frequency selected by SYSCR1<SYSCK> is called the system clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined to as one state.

3.3.1 Block Diagram of System Clock



Figure 3.3.2 Block Diagram of System Clock

92CM27-16

| 0.0. | | | | | | | | | | |
|---------|-------------|-----------|---|---------------------------|-----------|-------------|---------------------|----------------|---------------|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR0 | Bit symbol | / | / | | | | - | | | |
| (10E0H) | Read/Write | | | | | | R/W | | | |
| | After reset | | | | | | 0 | | | |
| | Function | | | | | | Always write "0" | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR1 | Bit symbol | | | | | | GEAR2 | GEAR1 | GEAR0 | |
| (10E1H) | Read/Write | | | | | | | R/W | • | |
| | After reset | | | | | | 1 | 0 | 0 | |
| | Function | | | | | | Select gear v | alue of high-f | requency (fc) | |
| | | | | | | | 000: fc | | | |
| | | | | | | | 001: fc/2 | | | |
| | | | | | | | 010: fc/4 | | | |
| | | | | | | | 011: fc/8 | | | |
| | | | | | | | 100: fc/16 | | | |
| | | | | | | | 101: (Reserv | ed) | | |
| | | | | | | | 110: (Reserv | ed) | | |
| | | | | | | | 111: (Reserv | ed) | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| SYSCR2 | Bit symbol | - | | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | | DRVE | |
| (10E2H) | Read/Write | R/W | | R/W | R/W | R/W | R/W | | R/W | |
| | After reset | 0 | | 1 | 0 | 1 | 1 | | 0 | |
| | Function | Always | | Warm-up tim | her | HALT mode | | | 1: | |
| | | write "0" | | 00: Reserve | d | 00: Reserve | d | | The inside of | |
| | | | | 01: 2 ⁸ /input | frequency | 01: STOP m | iode | | STOP mode | |
| | | | | 10: 214/input | frequency | 10: IDLE1 m | node | | also drives a | |
| | | | | 11: 216/input | frequency | 11: IDLE2 m | node | | pin | |

3.3.2 SFR

Note 1: SYSCR0<bit7> can read "1".

Note 2: SYSCR0<bit6:3>, SYSCR0<bit1:0>, SYSCR1<bit7:3>, and SYSCR2<bit6,1> can read "0".

Figure 3.3.3 SFR for System Clock

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|--------------|---|---------------|---|------------------|-------------|----------------|---|
| EMCCR0 | Bit symbol | PROTECT | | | | | EXTIN | DRVOSCH | |
| (10E3H) | Read/Write | R | | | | | R/W | R/W | |
| | After reset | 0 | | | | | 0 | 1 | |
| | Function | Protect flag | | | | | 1: External | fc oscillator | |
| | | 0: OFF | | | | | clock | driver ability | |
| | | 1: ON | | | | | | 1: Normal | |
| | | | | | | | | 0: Weak | |
| EMCCR1 | Bit symbol | | | | | | | | |
| (10E4H) | Read/Write | | | | | | | | |
| | After reset | | Switchi | a the protect | | rito to followiu | | nd KEV | |
| | Function | | 1et KEY: EMCCP1 – 5AH EMCCP2 – 55H in europersion write | | | | | | |
| EMCCR2 | Bit symbol | | $2nd_{KEV}$: EMCCR1 – $35H$ EMCCR2 = $56H$ in succession write | | | | | | |
| (10E5H) | Read/Write | ite | | | | | | | |
| | After reset | | | | | | | | |
| | Function | | | | | | | | |

Note 1: EMCCR0<bit0> can read "1".

- Note 2: EMCCR0<bit6:3> can read "0".
- Note 3: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock

0

PLLCRO (10E8H)

| 0 Bit symbol | FCSEL | LUPFG | | | |
|--------------|---|---|--|--|--|
|) Read/Write | R/W | R | | | |
| After reset | 0 | 0 | | | |
| Function | Select fc clock 0: f _{OSCH} 1: f _{PLL} | Lock up timer status flag 0: Not end 1: End | | | |

4

3

2

1

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L's DFM.

5

Note 2: PLLCR0<bit7>,<bit4:0> can read "0".

7

6

PLLCR1 (10E9H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------------------------------|---|---|---|---|---|---|---|
| Bit symbol | PLLON | | | | | | | |
| Read/Write | R/W | | | | | | | |
| After reset | 0 | | | | | | | |
| Function | Control on/off 0: OFF 1: ON | | | | | | | |

Note 1: PLLCR1<bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization $\langle \text{GEAR2:0} \rangle =$ "100" will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after reset.

For example, $f_{\rm SYS}$ is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Clock gear controller

The f_{FPH} is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of f_{FPH} reduces power consumption.

Example: Changing to a high-frequency gear

SYSCR1 EQU 10E1H

| LD | (SYSCR1), XXXXX001B ; | Changes f_{SYS} to fc/2. |
|----|-----------------------|-----------------------------------|
| LD | (DUMMY), 00H | Dummy instruction |

X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

Example:

SYSCR1

| EQU | 10E1H | | | | | |
|---|---------------------|---|-----------------------------------|--|--|--|
| LD | (SYSCR1), XXXXX010B | ; | Changes f _{SYS} to fc/4. | | | |
| LD | (DUMMY), 00H | ; | Dummy instruction | | | |
| Instruction to be executed after clock gear has changed | | | | | | |

3.3.4 Clock Doubler (PLL)

PLL outputs the f_{PLL} clock signal, which is four times as fast as f_{OSCH} . It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following. $f_{OSCH} = 6$ to 10 MHz (V_{CC} = 3.0 to 3.6 V)

```
Note 2: PLLCR0 <LUPFG>
```

Example 1: PLL starting

The logic of PLLCR0 <LUPFG> is different from 900/L1's DFM. Be careful to judge an end of lock up time

The following is an setting example for PLL starting and PLL stopping.

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H LD (PLLCR1), 1 X X X X X X X B ; Enables PLL operation and starts lock up. LUP: BIT 5, (PLLCR0) Detects end of lock up JR Z, LUP (PLLCR0), X1XXXXXB; Changes fc from 10 MHz to 40 MHz. ID X: Don't care <PLLON> <FCSEL> $\Lambda \Lambda \Lambda \Lambda \Lambda \Lambda$ \mathcal{M} PLL output: fPLL MMMMMCounts up by fOSCH Lock up timer <LUPFG> After lock up During lock up

System clock fsys

Starts PLL operation and

starts lock up

Changes from 10 MHz to 40 MHz

Ends of lock up



Example 2: PLL stopping

Limitation point on the use of PLL

1. If you stop PLL operation during using PLL, you should execute following setting in the same order.

| LD | (PLLCR0), 00H | ; | Change the clock $f_{\text{PLL}} to \; f_{\text{OSCH}}$ |
|----|---------------|---|---|
| LD | (PLLCR1), 00H | ; | PLL stop |

Examples of settings are below.

(2) Change/stop control

(OK) PLL use mode $(f_{PLL}) \rightarrow$ Set the STOP mode \rightarrow High-frequency oscillator operation mode $(f_{OSCH}) \rightarrow$ PLL stop \rightarrow Halt (High-frequency oscillator stop)

| LD | (SYSCR2), | $0 \ X 0 \ 1 \ X - B$; | Set the STOP mode (This command can execute before use of PLL) |
|------|-----------|-------------------------|---|
| LD | (PLLCR0), | X 0 – X X X X X B ; | Change the system clock fPLL to fOSCH |
| LD | (PLLCR1), | 0 X X X X X X X B ; | PLL stop |
| HALT | | ; | Shift to STOP mode |

(Error) PLL use mode (f_{PLL}) \rightarrow Set the STOP mode \rightarrow Halt (High-frequency oscillator stop)

| LD | (SYSCR2), | $0 \ X \ 0 \ 1 \ X - B$; | Set the STOP mode (This command can execute before use of PLL) |
|------|-----------|---------------------------|---|
| HALT | | ; | Shift to STOP mode |

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents

These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH> register. By reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0 <DRVOSCH> = "0") is available to use in case of $f_{OSCH} = 6$ to 10 MHz condition.

(2) Single drive for high-frequency oscillator

(Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".

(3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTP0 interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5 MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

- 2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 3. PLL

PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

| Internal I/O | SFR |
|--------------|---------------------------|
| TMRA01 | TA01RUN <i2ta01></i2ta01> |
| TMRA23 | TA23RUN <i2ta23></i2ta23> |
| TMRA45 | TA45RUN <i2ta45></i2ta45> |
| TMRA67 | TA67RUN <i2ta67></i2ta67> |
| TMRB0 | TB0RUN <i2tb0></i2tb0> |
| TMRB1 | TB1RUN <i2tb1></i2tb1> |
| TMRB2 | TB2RUN <i2tb2></i2tb2> |
| TMRB3 | TB3RUN <i2tb3></i2tb3> |
| TMRB4 | TB4RUN <i2tb4></i2tb4> |
| TMRB5 | TB5RUN <i2tb5></i2tb5> |
| SIO0 | SC0MOD1 <i2s0></i2s0> |
| SIO1 | SC1MOD1 <i2s1></i2s1> |
| SIO2 | SC2MOD1 <i2s2></i2s2> |
| SIO3 | SC3MOD1 <i2s3></i2s3> |
| SBI0 | SBI0BR0 <i2sbi0></i2sbi0> |
| SBI1 | SBI1BR0 <i2sbi1></i2sbi1> |
| AD Converter | ADMOD1 <i2ad></i2ad> |
| WDT | WDMOD <i2wdt></i2wdt> |

Table 3.3.1 SFR Setting Operation during IDLE2 Mode

- 2. IDLE1: Only the oscillator and the Special timer for clock operate.
- 3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.2

| HALT Mode | | IDLE2 | IDLE1 | STOP | |
|------------------------------|-----------------------|---|----------------|-----------|--|
| SYSCR2 <haltm1:0></haltm1:0> | | 11 | 10 | 01 | |
| CPU | | 5 | Stop | | |
| | I/O ports | The state at the time of "HALT" instruction execution is held. | Table 3.3.8 re | eferences | |
| | TMRA, TMRB | | | | |
| | SIO, SBI | Available to select | Stop | | |
| Block | AD converter | operation block | | | |
| | WDT | | | | |
| | SDRAMC, | | | | |
| | Interrupt controller, | Operate | | | |
| | HSIO, | Operate | | | |
| | PG (Note) | | | | |

| | Table 3.3.2 | I/O Operation | during HALT Modes |
|--|-------------|---------------|-------------------|
|--|-------------|---------------|-------------------|

- Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.
- Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

• Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode of the interrupt mask register, releasing the HALT mode set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1".

• Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm-up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)

| | Status of Received Interrupt | | | errupt Enat | oled | Interrupt Disabled | | | | | |
|-------|------------------------------|------------------------------------|----------------|----------------|-------------|--------------------------------------|-------|-----------------|--|--|--|
| | | Status of Received Interrupt | (Interrupt le | evel) ≥ (Inter | rrupt mask) | (Interrupt level) < (Interrupt mask) | | | | | |
| | | HALT Mode | IDLE2 | IDLE1 | STOP | IDLE2 | IDLE1 | STOP | | | |
| | | NMI | • | • | *1 | - | _ | _ | | | |
| | | INTWDT | • | × | × | - | _ | - | | | |
| | | INT0 to 3 (Note 1) | • | • | *1 ◆ | 0 | 0 | 0 ^{*1} | | | |
| ance | | INT4 to 7 (PORT) (Note 1) (Note 3) | • | * | *1 | 0 | 0 | 0 ^{*1} | | | |
| | | INT4 to 7 (TMRB0 to 1) (Note 3) | • | × | × | × | × | × | | | |
| Clea | | INT8 to B (PORT) (Note 1) (Note 3) | • | × | × | × | × | × | | | |
| ate (| rupt | INT8 to B (TMRB2 to 3) (Note 3) | • | × | × | × | × | × | | | |
| t Sta | Inter | INTTA0 to 7 | • | × | × | × | × | × | | | |
| f Ha | | INTTB00 to 51, INTTBOX | • | × | × | × | × | × | | | |
| ce of | | INTRX0 to 3, INTTX0 to 3 | • | × | × | × | × | × | | | |
| onuc | | INTAD | • | × | × | × | × | × | | | |
| S | | INTSBI0 to 1 | • | × | × | × | × | × | | | |
| | | INTHSC0 to 1 | • | × | × | × | × | × | | | |
| | | KI (Key On WakeUp) (Note 2) | 0 | 0 | 0*1 | 0 | 0 | 0*1 | | | |
| | | RESET | Initialize LSI | | | | | | | | |

| Table 3 3 3 | Source of Halt State Clearance and Halt Clearance Operation |
|-------------|---|
| Table 3.3.3 | |

- •: After clearing the HALT mode, CPU starts interrupt processing.
- •: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- $\times: \$ It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- *1: Releasing the HALT mode is executed after passing the warm-up time.
 - Note 1: When the HALT mode is cleared by an INT0 to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.
 - Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.
 - Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.
 - Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example: Releasing IDLE1 mode

| | An IN' | [0 interrupt clea | rs the half | state when the device is in IDLE1 mode. |
|---|----------------------------|---|---|--|
| Address 10003H 10006H 10009H 1000CH 1000EH | LD LD LD EI LD | (IIMC1), 00H (IIMC2), 00H (INTE01), 06H 5 (SYSCR2), 28H | ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; | Selects INT0 interrupt rising edge. Selects INT0 interrupt edge Sets INT0 interrupt level to 6. Sets interrupt level to 5 for CPU. Sets HALT mode to IDLE1 mode. |
| 1001111 | TIALT | | , | |
| INT0_ | _/ | <u> </u> | | →INT0 interrupt routine |
| 10012H | LD | XX, XX | | RETI |

(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.



Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.



Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.



Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

| Table 3.3.4 | Example of a setting of Warm-up time of oscillator (at the time of STOP mode release) |
|-------------|---|
| | at f _{OSCH} = 16 MHz |

| SYSCR2 <wuptm1:0></wuptm1:0> | | | | | | | | | |
|------------------------------|-----------------------|-----------------------|--|--|--|--|--|--|--|
| 01 (2 ⁸) | 10 (2 ¹⁴) | 11 (2 ¹⁶) | | | | | | | |
| 16 µs | 1.024 ms | 4.096 ms | | | | | | | |

3.4 Interrupt

Interrupts of TLCS-900/H1 are controlled by the CPU interrupt mask flip-flop (IFF2:0) and by the built-in interrupt controller.

The TMP92CM27 has a total of 71 interrupts divided into the following types:

- Interrupts generated by CPU: 9 sources (Software interrupts: 8 sources, illegal instruction interrupt: 1 source)
- External interrupts (<u>NMI</u> and INTO to INTB): 13 sources
- Internal I/O interrupts: 41 sources
- Micro DMA transfer end interrupts: 8 sources

A individual interrupt vector number (Fixed) is assigned to each interrupt.

One of six priority level (Variable) can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at "7" as the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupts mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.

The interrupt mask register <IFF2:0> value can be updated using the value of the EI instruction (EI num sets <IFF2:0> data to num).

For example, specifying "EI3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non-maskable interrupts.

Operationally, the DI instruction ($\langle IFF2:0 \rangle = 7$) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/H1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP92CM27 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.



Figure 3.4.1 Interrupt and Micro DMA Processing Sequence

3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, when a software interrupt and illegal instruction interrupt are generated by CPU, CPU flies (1) and (3) and performs only the process of (2), (4), and (5).

(1) The CPU reads the interrupt vector from the interrupt controller.

If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.

(The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)

- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is "7", the register's value is set to "7".
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFFF00H + Interrupt vector" and starts the interrupt processing routine.

When the CPU completed the interrupt processing, use the "RETI" instruction to return to the main routine. "RETI" restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. However maskable interrupts can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus 1(+1). Therefore, if an interrupt is generated with a higher level than the current interrupt during it's processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying "DI" as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register ${\rm < IFF2:0>}$ to "7", disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CM27 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFH (256 bytes) is assigned for the interrupt vector area.

| Default | Туре | Interrupt Source | Vector | Address Refer to | Micro DMA |
|----------|----------|---|--------|---------------------|--------------|
| Priority | | · | value | Vector | Start Vector |
| 1 | | Reset or "SWI0" instruction | 0000H | FFFF00H | |
| 2 | | "SWI1" instruction | 0004H | FFFF04H | |
| 3 | | "Illegal instruction" or "SWI2" instruction | 0008H | FFFF08H | |
| 4 | | "SWI3" instruction | 000CH | FFFF0CH | |
| 5 | Non- | "SWI4" instruction | 0010H | FFFF10H | |
| 6 | maskable | "SWI5" instruction | 0014H | FFFF14H | |
| 7 | | "SWI6" instruction | 0018H | FFFF18H | |
| 8 | | "SWI7" instruction | 001CH | FFFF1CH | |
| 9 | | NMI: External interrupt input pin | 0020H | FFFF20H | |
| 10 | | INTWD: Watchdog Timer | 0024H | FFFF24H | |
| - | | Micro DMA (Note 1) | - | - | - |
| 11 | | INT0: External interrupt input pin | 0028H | FFFF28H | 0AH (Note 1) |
| 12 | | INT1: External interrupt input pin | 002CH | FFFF2CH | 0BH (Note 1) |
| 13 | | INT2: External interrupt input pin | 0030H | FFFF30H | 0CH (Note 1) |
| 14 | | INT3: External interrupt input pin | 0034H | FFFF34H | 0DH (Note 1) |
| 15 | | INT4: External interrupt input pin | 0038H | FFFF38H | 0EH (Note 1) |
| 16 | | INT5: External interrupt input pin | 003CH | FFFF3CH | 0FH (Note 1) |
| 17 | | INT6: External interrupt input pin | 0040H | FFFF40H | 10H (Note 1) |
| 18 | | INT7: External interrupt input pin | 0044H | FFFF44H | 11H (Note 1) |
| 19 | | INTTA0: 8-bit timer 0 | 0048H | FFFF48H | 12H |
| 20 | | INTTA1: 8-bit timer 1 | 004CH | FFFF4CH | 13H |
| 21 | | INTTA2: 8-bit timer 2 | 0050H | FFFF50H | 14H |
| 22 | | INTTA3: 8-bit timer 3 | 0054H | FFFF54H | 15H |
| 23 | | INTTA4: 8-bit timer 4 | 0058H | FFFF58H | 16H |
| | | INTTA5: 8-bit timer 5 | 005011 | | 17H (Note 1) |
| 24 | | INT8: External interrupt input pin | 005CH | FFFF5CH | (Note 2) |
| 25 | | INTTA6: 8-bit timer 6 | 0060H | FFFF60H | 18H |
| 06 | | INTTA7: 8-bit timer 7 | 006411 | | 19H (Note 1) |
| 20 | | INT9: External interrupt input pin | 00040 | ггго4п | (Note 2) |
| 27 | | INTRX0: Serial 0 (SIO0) receive | 0068H | FFFF68H | 1AH (Note 1) |
| 28 | | INTTX0: Serial 0 (SIO0) transmission | 006CH | FFFF6CH | 1BH |
| 29 | | INTRX1: Serial 1 (SIO1) receive | 0070H | FFFF70H | 1CH (Note 1) |
| 30 | | INTTX1: Serial 1 (SIO1) transmission | 0074H | FFFF74H | 1DH |
| 31 | | INTRX2: Serial 2 (SIO2) receive | 0078H | FFFF78H | 1EH (Note 1) |
| 32 | | INTTX2: Serial 2 (SIO2) transmission | 007CH | FFFF7CH | 1FH |
| 33 | | INTRX3: Serial 3 (SIO3) receive | 0080H | FFFF80H | 20H (Note 1) |
| 34 | | INTTX3: Serial 3 (SIO3) transmission | 0084H | FFFF84H | 21H |
| 35 | | INTSBI0: SBI0 I2CBUS transfer end | 0088H | FFFF88H | 22H |
| 36 | | INTSBI1: SBI1 I2CBUS transfer end | 008CH | FFFF8CH | 23H |
| 37 | | INTA: External interrupt input pin | 0090H | FFFF90H | 24H |
| 38 | | INTHSC0: High speed serial (HSC0) | 0094H | FFFF94H | 25H |
| 39 | | INTB: External interrupt input pin | 0098H | FFFF98H | 26H |
| 40 | | INTHSC1: High speed serial (HSC1) | 009CH | FFFF9CH | 27H |
| 41 | | INTTB00: 16-bit timer 0 | 00A0H | FFFFA0H | 28H |
| 42 | | INTTB01: 16-bit timer 0 | 00A4H | FFFFA4H | 29H |
| 43 | | INTTB10: 16-bit timer 1 | 00A8H | FFFFA8H | 2AH |
| 44 | | INTTB11: 16-bit timer 1 | 00ACH | FFFFACH | 2BH |
| 45 | | INTTB20: 16-bit timer 2 | 00B0H | FFFFB0H | 2CH |
| 46 | | INTTB21: 16-bit timer 2 | 00B4H | FFFFB4H | 2DH |

Table 3.4.1 TMP92CM27 Inerrupt Vectors and Micro DMA Start Vectors

| 47 | | INTTB30: 16-bit timer 3 INTTB31: 16-bit timer 3 | 00B8H | FFFFB8H | 2EH (Note 2) | |
|----|----------|---|---------|---------|---------------|--|
| 40 | | INTTB40: 16-bit timer 4 | 0000011 | | OFU (Nata O) | |
| 40 | | INTTB41: 16-bit timer 4 | UUBCH | гггьсп | 2FH (Note 2) | |
| 49 | | INTTB50: 16-bit timer 5 | 00000 | FEECOH | 30H (Note 2) | |
| +0 | | INTTB51: 16-bit timer 5 | 000011 | | 0011 (1010 2) | |
| | | INTTBOX: 16-bit timer (Overflow) | | | | |
| | | Interruption occurs in one overflow interruption of | | | | |
| | | the followings. | | | 31H (Note 3) | |
| | | INTTBOF0: 16-bit timer 0 (Overflow) | 00C4H | FFFFC4H | | |
| 50 | | INTTBOF1: 16-bit timer 1 (Overflow) | | | | |
| | Maskable | INTTBOF2: 16-bit timer 2 (Overflow) | | | | |
| | | INTTBOF3: 16-bit timer 3 (Overflow) | | | | |
| | | INTTBOF4: 16-bit timer 4 (Overflow) | | | | |
| | | INTTBOF5: 16-bit timer 5 (Overflow) | | | | |
| 51 | | INTAD: AD conversion end | 00C8H | FFFFC8H | 32H | |
| 52 | | INTP0: Protect 0 (Write to special SFR) | 00CCH | FFFFCCH | 33H | |
| 53 | | INTTC0: Micro DMA end (Channel 0) | 00D0H | FFFFD0H | 34H | |
| 54 | | INTTC1: Micro DMA end (Channel 1) | 00D4H | FFFFD4H | 35H | |
| 55 | | INTTC2: Micro DMA end (Channel 2) | 00D8H | FFFFD8H | 36H | |
| 56 | | INTTC3: Micro DMA end (Channel 3) | 00DCH | FFFFDCH | 37H | |
| 57 | | INTTC4: Micro DMA end (Channel 4) | 00E0H | FFFFE0H | 38H | |
| 58 | | INTTC5: Micro DMA end (Channel 5) | 00E4H | FFFFE4H | 39H | |
| 59 | | INTTC6: Micro DMA end (Channel 6) | 00E8H | FFFFE8H | 3AH | |
| 60 | | INTTC7: Micro DMA end (Channel 7) | 00ECH | FFFFECH | 3BH | |
| - | | | 00F0H | FFFFF0H | - | |
| to | | (Reserved) | : | : | to | |
| - | | | 00FCH | FFFFFCH | - | |

Note 1: When standing-up micro DMA, set at edge detect mode.

- Note 2: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.
- Note 3: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.
- Note 4: Micro DMA stands up prior to other maskable interrupt.

3.4.2 Micro DMA

In addition to general purpose interrupt processing, the TMP92CM27 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU is a stand-by state by HALT instruction, the requirement of micro DMA will be ignored (pending).

Micro DMA is supported 8 channels and can be transferred continuously by specifying the micro DMA burst function in the following.

(1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority highest level and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on $\langle IFF2:0 \rangle = "7"$. The 8 micro DMA channels allow micro DMA processing to be set for up to 8 types of interrupts at any one time.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1 (-1).

If the decreased result is "0",

- CPU send micro DMA transfer end interrupt (INTTCn) to interrupt controller
- Interrupt controller is generated micro DMA transfer end interrupt
- Micro DMA start vector register is cleared to "0", the next micro DMA operation is disabled
- Micro DMA processing terminates

If the decreased result is not "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTCn) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general-purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to "0" (e.g., interrupt requests should be disabled).

The priority of the micro DMA transfer end interrupt is defined by the interrupt level and the default priority as the same as the other maskable interrupt. If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 7 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes.

Three micro DMA transfer modes are supported: one-byte transfers, 2-byte transfer and 4-byte transfer. After a transfer in any mode, the transfer source and transfer destination

addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, refer Section 3.4.2 (4) "Detailed description of the transfer mode register".

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (Provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 51 different interrupts – the 50 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows micro DMA cycle in transfer destination address INC mode (Micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



(Note)Actually, src and dst address are not output to A23 to A0 pins because they are address of internal RAM.

Figure 3.4.2 Timing for Micro DMA Cycle

- State (1),(2): Instruction fetch cycle (Prefetches the next instruction code)
- State (3) : Micro DMA read cycle
- State (4) : Micro DMA write cycle
- State (5) : (The same as in state (1), (2))

(2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP92CM27 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one channel can be set once for micro DMA.

When programming again "1" to the DMAR register, check whether the bit is "0" before programming "1".

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------|----------------|----------------------------------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|
| | DMA request | DMA request (Prohibit RMW) | DREQ7 | DREQ6 | DREQ5 | DREQ4 | DREQ3 | DREQ2 | DREQ1 | DREQ0 | | |
| DMAR | | | R/W | | | | | | | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



(4) Detailed description of the transfer mode register

| 0 ₁ 0 ₁ 0 | Mode DMAM0 ~ 7 | |
|---------------------------------|---|----------------|
| | | |
| DMAMn[4:0] | Operation | Execution Time |
| 0 0 0 z z | Destination address INC mode (DMADn +) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |
| 0 0 1 z z | Destination address DEC mode (DMADn -) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |
| 0 1 0 z z | Source address INC mode (DMADn) ← (DMASn +) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |
| 0 1 1 z z | Source address DEC mode (DMADn) ← (DMASn -) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |
| 1 0 0 z z | Source address and Destination address INC mode (DMADn +) ← (DMASn +) DMACn ← DMACn – 1 If DMACn = 0 then INTTCn | 6 states |
| 1 0 1 z z | Source address and Destination address DEC mode (DMADn -) ← (DMASn -) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 6 states |
| 1 1 0 z z | Source address and Destination address Fixed mode (DMADn) ← (DMASn) DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |
| 11100 | Counter mode DMASn ← DMASn + 1 DMACn ← DMACn - 1 If DMACn = 0 then INTTCn | 5 states |

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = (Reserved)

Note1: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer) DMADn-/DMASn-: Post-decrement (register value is decremented after transfer) "I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.

Note3: The execution state number shows number of best case (1-state memory access).

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 62 interrupts channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals.

The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEPAD or INTB01). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2:0>.

The interrupt controller also has registers (8 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.





(1) Interrupt priority setting registers

| | | | | | | | _ | | | | | |
|-----------------|------------------------------|---------|----------------------------|---------------------|-----------|-----------------|-------------|-------------|----------------|------------|--------|--|
| Symbol | NAME | Address | 7 | 6 | 5 | 2 | 1 | 3 | 2 | 1 | 0 | |
| | | | | | INT1 | | | | IN | ТО | | |
| | INT0 & INT1 | | I1C | I1M | 2 I1M | 1 1 | 0N | I0C | 10M2 | I0M1 | 10M0 | |
| INTEUT | Enable | DUH | R | | R/V | V | | R | | R/W | | |
| | | | | | 0 | | | 0 | | | | |
| | | | | | INT3 | | | | IN | T2 | | |
| | INT2 & INT3 | | I3C | I3M | 2 I3M | 1 3 | V0 | I2C | I2M2 | I2M1 | I2M0 | |
| INTE23 | Enable | ЫΗ | R | | R/V | V | | R R/W | | | | |
| | | | | 0 | | | | | 0 | | | |
| | INT4 & INT5 | | | | INT5 | | | | IN. | T4 | | |
| | | D2H | 15C | 15M | 2 I5M | 1 151 | 0N | I4C | I4M2 | I4M1 | I4M0 | |
| IN I E45 | Enable | | R | | R/V | V | | R | R R/W | | | |
| | | | | | 0 | | | | (|) | | |
| | | | | | INT7 | | | | IN. | T6 | | |
| | INT6 & INT7 Enable | D3H | I7C | 17M | 2 I7M | 1 171 | 0N | I6C | I6M2 | I6M1 | 16M0 | |
| IN I $E67$ | | | R R/W | | | | | R | | R/W | | |
| | | | | | 0 | | | (|) | | | |
| | | | | INT | TA1(Timer | [.] 1) | | | INTTA0(| Timer0) | | |
| | INT IAU & | D4H | ITA1C ITA1M2 ITA1M1 ITA1M0 | | | | ITA0C | ITA0M2 | ITA0M1 | ITA0M0 | | |
| INTETA01 | Enable | | R | | R/V | V | | R | | R/W | | |
| | Enable | | | | 0 | | | | (|) | | |
| | | | | INT | TA3(Timer | 3) | | | INTTA2 | Timer2) | | |
| INTETA23 | INTTA2 & INTTA3 Enable | D5H | ITA30 | C ITA3N | M2 ITA3 | M1 ITA | 3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 | |
| | | | R | R R/W | | | | | | R/W | | |
| | | | | 0 | | | | | (|) | | |
| | INTTA4 & | Dell | | INT8/INTTA5(Timer5) | | | | | INTTA4(Timer4) | | | |
| | | | ITA50 | C ITA5N | M2 ITA5 | M1 ITA | 5M0 | ITA4C | ITA4M2 | ITA4M1 | ITA4M0 | |
| IN I EO I A45 | Enable | рон | R | | R/V | V | | R | | R/W | | |
| | | | | | 0 | | | 0 | | | | |
| | | | | INT9/I | NTTA7(Tir | ner7) | | | INTTA6 | Timer6) | | |
| | | ווקס | ITA70 | | M2 ITA7 | M1 ITA | 7M0 | ITA6C | ITA6M2 | ITA6M1 | ITA6M0 | |
| INTE91A67 | IN 19/IN LIA/ | D/H | R | | R/V | V | | R | | R/W | | |
| | Enable | | | • | 0 | | | | (|) | | |
| | | | | _ | | | | | | | | |
| | | | • | | | | | | | | | |
| | | | | | • | | | | | J | | |
| | Γ | | | | ↓ | 1 | - | | | | | |
| The state of an | | | | lxxM2 | lxxM1 | lxxM0 | | F | unction (V | Vrite) | | |
| | | | | 0 | 0 | 0 | D | isables int | errupt rec | juest. | | |
| | | | | 0 | 0 | 1 | S | ets interru | pt priority | level to 1 | | |
| | | | | 0 | 1 | 0 | S | ets interru | pt priority | level to 2 | 2. | |
| | | | | 0 | 1 | 1 | S | ets interru | pt priority | level to 3 | 3. | |
| | | | | 1 | 0 | 0 | S | ets interru | pt priority | level to 4 | k. | |
| | | | 1 | 0 | 1 | S | ets interru | pt priority | level to 5 | 5. | | |
| | | | | 1 | 1 | 0 | S | ets interru | pt priority | level to 6 | ð. | |
| | | | | 1 | 1 | 1 | I D | isables inf | errupt rec | west | | |

| Symbol | NAME | address | 7 | 6 | | 5 | 4 | | 3 | 2 | 1 | 0 | |
|-----------------|-----------------------------|----------|---------------|---------|------------------------|-------------|-------------|-------------|-----------------|-------------|------------|------------|--|
| | | | | | INTTX | (0 | | | | INTI | RX0 | | |
| | | | ITX0C | ; ITX0 | VI2 IT | TX0M1 | ITX0 | 0N | IRX0C | IRX0M2 | IRX0M1 | IRX0M0 | |
| INTESU | Enable | DQH | R | | | R/W | | | R | | R/W | | |
| | | | | | 0 | | | | 0 | | | | |
| | | | | | INTTX | (1 | | | INTRX1 | | | | |
| INITES1 | | Пон | ITX1C | ; ITX1 | M2 IT | TX1M1 | ITX1 | V0 | IRX1C | IRX1M2 | IRX1M1 | IRX1M0 | |
| INTEST | Enable | Dau | R | | | R/W | | | R | | R/W | | |
| | | | | | 0 | | | | 0 | | | | |
| | | | INTTX2 | | | | | INTI | RX2 | | | | |
| INTES2 | INTTX2 Enable | DAH | ITX2C | ; ITX2 | M2 IT | X2M1 | ITX2 | M0 | IRX2C | IRX2M2 | IRX2M1 | IRX2M0 | |
| | | | R | | | R/W | | | R | | R/W | | |
| | | | 0 | | | | | | | C |) | | |
| | INTRX3 & | DBH | | | INTTX | (3 | | | | INTI | RX3 | | |
| INTES3 | INTTX3 | | ITX3C | | M2 IT | TX3M1 | ITX3N | M0 | IRX3C | IRX3M2 | IRX3M1 | IRX3M0 | |
| | Enable | | R | | | R/W | | | R | - | R/W | | |
| | | ļ | 0 | | | | | | | (|) | | |
| | | DCH | | | | | <u> </u> | -+ | 100100 | INTS | SBI0 | 100/00/0 | |
| INTESB0 | Enable | | - | | | - | | _ | ISBI0C | ISBI0M2 | ISBI0M1 | ISBI0M0 | |
| | | | | Nia | to: \//::+ | to "O" | | - | к | | K/W | | |
| | | | Note: Write U | | | | | | | | | | |
| | | l | | | - | | | - | | | | | |
| INTESB1 | Fnable | DDH | - | | | | | | P | ISBI TIM2 | 13811W1 | 1281.11/10 | |
| | | | | No | te [.] \//rit | te "()" | | _ | | ر |) | | |
| | | DEH | INTHSC0 | | | | | \neg | | | , TA | | |
| | INTA & INTHSC0 Enable | | IHSCOC | | M2 IH | ISCOM1 | IHSCO | MO | IAC | IAM2 | IAM1 | IAM0 | |
| INTEAHSC0 | | | R | R R/W | | | 11000 | | R | | R/W | | |
| | | | 0 | | | | | | 0 | | | | |
| | | | | | NTHS | C1 | | | INTB | | | | |
| | INTB & | DELL | IHSC1C | : IHSC1 | M2 IH | ISC1M1 | IHSC1 | M0 | BC IBM2 IBM1 IB | | | IBM0 | |
| INTERHSC1 | | DFH | R | | | R/W | <u> </u> | | R | | R/W | · | |
| | | <u> </u> | | | 0 | | | | | (|) | | |
| | | | | | INTTB | 01 | | | | INTT | B00 | ····· | |
| | | FUH | ITB010 | ITB01 | M2 IT | B01M1 | ITB01I | M0 | ITB00C | ITB00M2 | ITB00M1 | ITB00M0 | |
| | Enable | | R | | | R/W | | | R | | R/W | | |
| | | | | | 0 | | | | <u> </u> | |) | | |
| | | _ | | | | | | | | - | | | |
| | | | - | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | h c - 11 4 | ₩ IA I I | | | | | Vuite) | | |
| | \vdash | IXXIVI2 | IXXIV | | XIVIU | | | unction (V | vrite) | | | | |
| | | 0 | 0 | | 0 | Di | sables int | errupt req | luest. | | | | |
| | | 0 | 0 | | 1 | Se | ets interru | pt priority | level to 1 | , | | | |
| The state of an | | | | 0 | 1 | | 0 1 | 36 | ets interru | pt priority | level to 2 | | |
| | | | | 1 | 0 | | 0 | Se | ets interru | pt priority | level to 2 | ·· | |
| interru | | | 1 | 0 | | 1 | Se | ets interru | pt priority | level to F | 5. | | |
| | | | | 1 | 1 | | 0 | Se | ets interru | pt prioritv | level to 6 | S. | |
| | | | | 1 | 1 | | 1 | Di | sables int | errupt req | uest. | | |

| Symbol | NAME | address | 7 | 6 | Ę | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------|--------------------------------|---------|-----------------|----------|-------------|-------------|-------------------------------------|-------------|-------------|-------------|---------|--|
| | | | | 11 | NTTB11 | | | | INT | ГВ10 | | |
| | | EDH | ITB11 | C ITB11N | /12 ITB1 | 1M1 | ITB11M | 0 ITB10C | ITB10M2 | ITB10M1 | ITB10M0 | |
| INICIDI | Enable | EZN | R | | R/ | W | | R | | R/W | | |
| | LINDIE | | | | 0 | | | | (| 0 | | |
| | | | | 11 | NTTB21 | | | | INT | ГВ20 | | |
| INTETR2 | INTTB21 Enable | E5H | ITB21 | C ITB21N | /12 ITB2 | 1M1 | ITB21M | 0 ITB20C | ITB20M2 | ITB20M1 | ITB20M0 | |
| | | Lon | R | | R/ | W | | R | R R/W | | | |
| | | | | | 0 | | | | (| 0 | | |
| | INITTR30 & | | | | - | | | | INTTB31 | /INTTB30 |) | |
| INTETB3 | INTTB31 Enable | E6H | - | - | - | - | - | ITB3XC | ITB3XM2 | ITB3XM1 | ITB3XM0 | |
| INTERDS | | LOIT | | | | | | R | | R/W | | |
| | Enable | | | Note | e: Write " | '0" | | | (| 0 | | |
| | | | | | - | | | | INTTB41 | /INTTB40 |) | |
| | INTTB40 & INTTB41 Enable | E7H | - | - | - | - | - | ITB4XC | ITB4XM2 | ITB4XM1 | ITB4XM0 | |
| | | | | | | | | R | R R/W | | | |
| | Enable | | | Note | e: Write " | '0" | | | (| 0 | | |
| | INTTB50 & INTTB51 Enable | | | - | | | | | INTTB51 | /INTTB50 |) | |
| | | E8H | - | - | - | - | - | ITB5XC | ITB5XM2 | ITB5XM1 | ITB5XM0 | |
| | | | | | | | | R | | R/W | | |
| | | | | Note | e: Write " | '0" | | | (| 0 | | |
| | | | | - | | | INTTBOX | | | | | |
| | (Overflow) | FOH | - | - | - | - | - | ITBOXC | ITBOXM2 | ITBOXM1 | ITBOXM0 | |
| INTERDOX | (Overnow) Enable | L311 | | | | | | R | R R/W | | | |
| | Lindbio | | Note: Write "0" | | | | | 0 | | | | |
| | | | | | | | | | | | | |
| | | | • | | | | | | | | | |
| | | | | | | 1 | | | | | | |
| | | | | lxxM2 | lxxM1 | | lxxM0 | | Function | (Write) | | |
| | | | | 0 | 0 | | 0 | Disables i | nterrupt re | equest. | | |
| | | 0 | 0 | | 1 | Sets interi | rupt priori | ty level t | o 1. | | | |
| | \downarrow | 0 | 1 | | 0 | Sets interr | upt prioril | ty level to | o 2. | | | |
| The e | tate of an | 0 | 1 | | 1 | Sets interr | Sets interrupt priority level to 3. | | | | | |
| interri | 1 | 0 | | 0 | Sets interr | upt priorit | ty level to | o 4. | | | | |
| interre | 1 | 0 | | 1 | Sets interr | upt priorit | ty level to | o 5. | | | | |
| | | | | 1 | 1 | | 0 | Sets interr | upt priorit | ty level to | o 6. | |
| | | | | 1 | 1 | | 1 | Disables in | nterrupt re | equest. | | |

Note 1: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register. Moreover, re-set an interrupt level as a desired level.

| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--|---------------------------|---------|--------------|--------|--------|--------------|-------------------------------------|----------|---------|--------|
| | INTP0 & INTAD | E4H | INTP0 | | | | INTAD | | | |
| INTEPAD | | | IP0C | IP0M2 | IP0M1 | IP0M0 | IADC | IADM2 | IADM1 | IADM0 |
| | Enable | | R | | R/W | | R | | R/W | |
| | | | 0 | | | | | (| 0 | |
| | | | INTTC1(DMA1) | | | INTTC0(DMA0) | | | | |
| INTETC01 | INTTC0 & INTTC1 | | ITC1C | ITC1M2 | ITC1M1 | ITC1M0 | ITC0C | ITC0M2 | ITC0M1 | ITC0M0 |
| INTERCOT | Enable | 1.011 | R | | R/W | | R R/W | | | |
| | | | 0 | | | | 0 | | | |
| | | | INTTC3(DMA3) | | | | INTTC2(DMA2) | | | |
| INTETC23 | INTTC2 & INTTC3 | E1H | ITC3C | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
| INTET 625 | Enable | 1 11 1 | R | | R/W | | R | | R/W | |
| | | | 0 | | | | 0 | | | |
| | | F2H | INTTC5(DMA5) | | | INTTC4(DMA4) | | | | |
| | INTTC4 & INTTC5 | | ITC5C | ITC5M2 | ITC5M1 | ITC5M0 | ITC4C | ITC4M2 | ITC4M1 | ITC4M0 |
| INTET 045 | Enable | | R | | R/W | | R | | R/W | |
| | | | | | 0 | | 0 | | | |
| | | | INTTC7(DMA7) | | | INTTC6(DMA6) | | | | |
| | INTTC6 & INTTC7 Enable | F3H | ITC7C | ITC7M2 | ITC7M1 | ITC7M0 | ITC6C | ITC6M2 | ITC6M1 | ITC6M0 |
| INTELCO | | | R R/W | | | R | | R/W | | |
| | | | 0 | | | | 0 | | | |
| | NMI & INTWDT Enable | | NMI | | | INTWD | | | | |
| | | EEH | INCNM | - | - | - | ITCWD | - | - | - |
| | | | R | | | | R | | | |
| | | | 0 | - | - | - | 0 | - | - | - |
| | | | | | | | | | | |
| | | | • | | | | | | | |
| | | | | | | | | | | |
| The state of an interrupt request flag | | | | lxxM2 | lxxM1 | lxxM0 | | Function | (Write) | |
| | | | | 0 | 0 | 0 | Disables interrupt request. | | | |
| | | | | 0 | 0 | 1 | Sets interrupt priority level to 1. | | | |
| | | | | 0 | 1 | 0 | Sets interrupt priority level to 2. | | | |
| | | | | 0 | 1 | 1 | Sets interrupt priority level to 3. | | | |
| | | | | 1 | 0 | 0 | Sets interrupt priority level to 4. | | | |
| | | | | 1 | 0 | 1 | Sets interrupt priority level to 5. | | | |
| | | | | 1 | 1 | 0 | Sets interrupt priority level to 6. | | | |
| | | | | 1 | 1 | 1 | Disables interrupt request. | | | |

Note 1: It is not set, even if it leads an interrupt request flag at the same time it inputted $\overline{\text{NMI}}$. An interrupt request flag borrows from being set in X1 × 4 cycle.

| (4) | | Tupt contro | 1 | | | | | | | |
|--------|--------------------------------------|---|---|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IIMC0 | | | / | | \sim | \sim | | / | | NMIREE |
| | 1 | | | | | | | | | R/W |
| | Interrunt | F6H | | | | | | | | 0 |
| | Input mode | (Prohibit | | | | | | | | NMI |
| | Control 0 | RMW) | | | | | | | | 0:Falling |
| | | , | | | | | | | | 1:Falling |
| | 1 | | | | | | | | | and |
| | | ' | | <u> </u> | Rising |
| | 1 | FAH | I7LE | I6LE | I5LE | I4LE | I3LE | I2LE | I1LE | IOLE |
| | Interrupt | | R/W | | | | | | | |
| IIMC1 | Input mode | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Control 1 | RMW) | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INT0 |
| | 1 | | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge |
| | / | ' | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level |
| | 1 1 | 1 ' | I/EDGE I6EDGE I5EDGE I4EDGE I3EDGE I2EDGE I1EDGE I0EDGE | | | | | | | |
| | 1 1 | 1 ' | R/W | | | | | | | |
| | Interrupt | FBH (Prohibit RMW) | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| IIMC2 | Input mode | | IN1/ 0:Dicing | IN16 0:Dicing | IN15 0:Dising | IN14 0:Picing | IN13 0:Dicing | IN12 0:Dicing | INT1 0:Dicing | IN10 0:Dicing |
| | Control 2 | | /High | /High | /High | /High | /High | /High | /High | /High |
| | | 1 ' | 1:Falling | 1:Falling | 1:Falling | 1:Falling | 1:Falling | 1:Falling | 1:Falling | 1:Falling |
| | 1 1 | | /Low | /Low | /Low | /Low | /Low | /Low | /Low | /Low |
| | [| | | \frown | \sim | \frown | IBLE | IALE | I9LE | I8LE |
| | Interrupt Input mode Control 3 | rupt 10EH mode (Prohibit rol 3 RMW) | | | | | R/W | | | |
| IIMC3 | | | | | | | 0 | 0 | 0 | 0 |
| | | | | | · · · · · | | INTB | INTA | INT9 | INT8 |
| | •••••• | , | | í l | | | 0:Edge | 0:Edge | 0:Edge | 0:Edge |
| | ļ! | | | | | | 1:Level | 1:Level | 1:Level | 1:Level |
| IIMC4 | 1 1 | 1 | | | | | IBEDGE | IAEDGE | 19EDGE | 18EDGE |
| | Interrupt Input mode Control 4 | 10FH (Prohibit RMW) | ļļ | ļ! | ļ' | ļ! | R/W | | | |
| | | | ļļ | ļ! | ļ' | ļ! | 0 | 0 | 0 | 0 |
| | | | | 1 | ļ | | INTB | INTA | INT9 | INT8 |
| | | | | 1 | ļ | | 0:Rising | 0:Rising | 0:Rising | 0:Rising |
| | | | | 1 | ļ | | /High | /High | /High | /High |
| | | | | 1 | ļ | | 1:Failing | 1:Failing | 1:Failing | 1:Failing |
| | 4 7 | 4 | 1 ' | 1 7 | 1 | 1 7 | /LOW | /LOW | /LOW | /LOw |

(2) External interrupt control

Note 1: Disable INT0 to INTB before changing INT0 to B pins mode from "level" to "edge".

Setting example for case of INT0:

| DI | | | | | |
|----------------------------------|--------------------|----------------------------------|--|--|--|
| LD | (IIMC2), XXXXXXX0B | ; change from "level" to "edge". | | | |
| LD | (INTCLR), 0AH | ; Clear interrupt request flag. | | | |
| NOP NOP N(El | DP DP | ; Wait EI execution. | | | |
| X = Don't care; "-" = No change. | | | | | |

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

| Interrupt Pin | Shared | Mode | Setting Method | | | |
|------------------|------------|-------------------------------|---|--|--|--|
| | | | <10LE> = 0,<10EDGE> = 0 | | | |
| INT0 | | Falling edge | <i0le> = 0, <i0edge> = 1</i0edge></i0le> | | | |
| | PF0 | J ⁺ | <i0le> = 1,<i0edge> = 0</i0edge></i0le> | | | |
| | | | <i0le> = 1,<i0edge> = 1</i0edge></i0le> | | | |
| | | T Rising edge | <i1le> = 0.<i1edge> = 0</i1edge></i1le> | | | |
| INT1 | | Falling edge | <i1le> = 0,<i1edge> = 1</i1edge></i1le> | | | |
| | PF2 | J ⁺ ⊂ High level | <i1le> = 1,<i1edge> = 0</i1edge></i1le> | | | |
| | | | <i1le> = 1,<i1edge> = 1</i1edge></i1le> | | | |
| | | Rising edge | <i2le> = 0,<i2edge> = 0</i2edge></i2le> | | | |
| | | Falling edge | <i2le> = 0,<i2edge> = 1</i2edge></i2le> | | | |
| INT2 | PF4 | J [●] └── High level | <i2le> = 1,<i2edge> = 0</i2edge></i2le> | | | |
| | | | <i2le> = 1,<i2edge> = 1</i2edge></i2le> | | | |
| | PF6 - | Rising edge | <i3le> = 0,<i3edge> = 0</i3edge></i3le> | | | |
| | | → Falling edge | <i3le> = 0,<i3edge> = 1</i3edge></i3le> | | | |
| INT3 | | J [▲] ↓ High level | <i3le> = 1,<i3edge> = 0</i3edge></i3le> | | | |
| | | | <l3le> = 1,<l3edge> = 1</l3edge></l3le> | | | |
| | PK0 | Rising edge | <i4le> = 0,<i4edge> = 0</i4edge></i4le> | | | |
| | | → Falling edge | <l4le> = 0,<l4edge> = 1</l4edge></l4le> | | | |
| 11114 | | J [●] └── High level | <l4le> = 1,<l4edge> = 0</l4edge></l4le> | | | |
| | | | <i4le> = 1,<i4edge> = 1</i4edge></i4le> | | | |
| | PK1 - | Rising edge | <i5le> = 0,<i5edge> = 0</i5edge></i5le> | | | |
| | | Falling edge | <i5le> = 0,<i5edge> = 1</i5edge></i5le> | | | |
| | | ✓ [●] | <i5le> = 1,<i5edge> = 0</i5edge></i5le> | | | |
| | | | <i5le> = 1,<i5edge> = 1</i5edge></i5le> | | | |
| | - PK2 - | Rising edge | <i6le> = 0,<i6edge> = 0</i6edge></i6le> | | | |
| INITE | | ✓ Falling edge | <i6le> = 0,<i6edge> = 1</i6edge></i6le> | | | |
| INTO | | J [●] └── High level | I6LE> = 1,<i6edge> = 0</i6edge> | | | |
| | | | l6LE> = 1,<l6edge> = 1</l6edge> | | | |
| INT7 | - PK3 - | Rising edge | <i7le> = 0,<i7edge> = 0</i7edge></i7le> | | | |
| | | Falling edge | <i7le> = 0,<i7edge> = 1</i7edge></i7le> | | | |
| | | J [●] | <i7le> = 1,<i7edge> = 0</i7edge></i7le> | | | |
| | | | <i7le> = 1,<i7edge> = 1</i7edge></i7le> | | | |
| INT8 | PK4 - | Rising edge | <i8le> = 0,<i8edge> = 0</i8edge></i8le> | | | |
| | | Falling edge | <i8le> = 0,<i8edge> = 1</i8edge></i8le> | | | |
| | | ✓ [●] | <i8le> = 1,<i8edge> = 0</i8edge></i8le> | | | |
| | | | <i8le> = 1,<i8edge> = 1</i8edge></i8le> | | | |

| Function | Settina | of External | Interrup | t Pin (| (1/2) |
|-----------|---------|-------------|----------|---------|-------|
| i anotion | ooung | | meenap | | |
| Interrupt Pin | Shared pin | Mode | | Setting Method |
|------------------|------------|--------------------------|--------------|---|
| INT9 | | | Rising edge | <19LE> = 0,<19EDGE> = 0 |
| | DKC | | Falling edge | <i9le> = 0,<i9edge> = 1</i9edge></i9le> |
| | PK5 | | High level | <i9le> = 1,<i9edge> = 0</i9edge></i9le> |
| | | | Low level | <i9le> = 1,<i9edge> = 1</i9edge></i9le> |
| | | | Rising edge | <iale> = 0,<iaedge> = 0</iaedge></iale> |
| | PK6 | | Falling edge | <iale> = 0,<iaedge> = 1</iaedge></iale> |
| INTA | | ᠴ᠊ᡨᠧ | High level | <iale> = 1,<iaedge> = 0</iaedge></iale> |
| | | $\neg_{\bullet} \square$ | Low level | <iale> = 1,<iaedge> = 1</iaedge></iale> |
| | | | Rising edge | <ible> = 0,<ibedge> = 0</ibedge></ible> |
| | DK7 | لم م | Fallinf edge | <ible> = 0,<ibedge> = 1</ibedge></ible> |
| INTB | PK/ | ᠴ᠊ᡨᠧ | High level | <ible> = 1,<ibedge> = 0</ibedge></ible> |
| | | | Low level | <ible> = 1,<ibedge> = 1</ibedge></ible> |

| Function Setting | g of External | Interrupt Pi | n (2/2) |
|------------------|---------------|--------------|---------|
|------------------|---------------|--------------|---------|

(3) Interrupt control

| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|--------------|---------------------|-----------|--------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | | | / | DP49SEL | DP48SEL | DP47SEL | DP39SEL | DP37SEL | DP26SEL | DP24SEL |
| | | | | | | | R/W | | | |
| | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Interruption | 10CH | | 0:INTTB50 | 0:INTTB40 | 0:INTTB30 | 0:INTB | 0:INTA | 0:INTTA7 | 0:INTTA5 |
| INTSEL | combination | n (Prohibit | | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption |
| | selection | RMW) | | is effective | is effective | is effective | is invalid | is invalid | is effective | is effective |
| | | | | 1:INTTB51 | 1:INTTB41 | 1:INTTB31 | 1:INTB | 1:INTA | 1:INT9 | 1:INT8 |
| | | | | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption |
| | | | | is effective | is effective | is effective | is effective | is effective | is effective | is effective |
| | | | | | TBOF5ST | TBOF4ST | TBOF3ST | TBOF2ST | TBOF1ST | TBOF0ST |
| | | 10DH | | | | R/W | | | | |
| | Interruption | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Read: | Read: | Read: | Read: | Read: | Read: |
| | | | | | 0:Interruptio | 0:Interruption | 0:Interruption | 0:Interruption | 0:Interruption | 0:Interruption |
| INTST | generating | (Prohibit | | | n | un-generating | un-generating | un-generating | un-generating | un-generating |
| | flag | RMW) | | | un-generating | 1:Interruption | 1:Interruption | 1:Interruption | 1:Interruption | 1:Interruption |
| | - | | | | 1:Interruption | generating | generating | generating | generating | generating |
| | | | | | generating | Write: | Write: | Write: | Write: | Write: |
| | | | | | Write: | 0:"0" clear |
| | | | | | 0:"0" clear | 1:Don't care |
| | | | | | 1:Don't care | / | | | | |
| | | | - | | | | IR3LE | IR2LE | IR1LE | IR0LE |
| | | | W | | | | | R/ | W | |
| | SIO | F5H | 0 | | | | 1 | 1 | 1 | 1 |
| SIMC | Interrupt | (Prohibit | Note: | | | | 0:INTRX3 | 0:INTRX2 | 0:INTRX1 | 0:INTRX0 |
| | control | RIMIVV) | Write "1" | | | | edge mode | edge mode | edge mode | edge mode |
| | | | | | | | 1:INTRX3 | 1:INTRX2 | 1:INTRX1 | 1:INTRX0 |
| | | | | | | | level mode | level mode | level mode | level mode |

- Note 1: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.
- Note 2: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.
- Note 3: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register. Moreover, re-set an interrupt level as a desired level.

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector. For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

| INTCLR \leftarrow 0AH | Clears interrupt request flag INT0 |
|-------------------------|------------------------------------|
|-------------------------|------------------------------------|

| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-----------|----------------|---|---|---|---------|-----------|---|---|---|--|
| INTCL R | Interrunt | EQL | - | - | - | - | - | - | - | - | |
| | clear | Prohibit | W | | | | | | | | |
| INTOLIX | control | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | CONTION | riviv <i>)</i> | | | | Interru | ot vector | | | | |

(5) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches "0", the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority. Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is completed. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------------------|---------|---|-----|--------|--------|----------|------------|--------|--------|
| | | | | / | | | DMA0 sta | art vector | | |
| | start | 100H | | | DMA0V5 | DMA0V4 | DMA0V3 | DMA0V2 | DMA0V1 | DMA0V0 |
| DIVIAUV | vector | 10011 | | | | | R/ | W | | |
| | VCOLOI | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA1 sta | art vector | | |
| | start | 101H | | | DMA1V5 | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
| DIVIATV | vetor | 10111 | | | | | R/ | W | | |
| | 10101 | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA2 sta | art vector | | |
| | start | 102H | | | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
| | vector | 10211 | | | | | R/ | W | | |
| | 100101 | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | - | DMA3 sta | art vector | | |
| | start vector | 103H = | | | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
| DIVIAGV | | | | R/W | | | | | | |
| | VCOIDI | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA4 sta | art vector | | - |
| ΠΜΔ4\/ | start | 104H | | | DMA4V5 | DMA4V4 | DMA4V3 | DMA4V2 | DMA4V1 | DMA4V0 |
| | DMA4 start vector | | | | | 1 | R/ | | | |
| | VCOLOI | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA5 sta | art vector | | - |
| DMΔ5\/ | start | 105H | | | DMA5V5 | DMA5V4 | DMA5V3 | DMA5V2 | DMA5V1 | DMA5V0 |
| DIVIAUV | vector | 10011 | | | | | R/ | W | | - |
| | 100101 | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | 1 | DMA6 sta | art vector | | |
| | start | 106H | | | DMA6V5 | DMA6V4 | DMA6V3 | DMA6V2 | DMA6V1 | DMA6V0 |
| DIVIAUV | vector | 10011 | | | | | R/ | W | | - |
| | VCOIDI | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA7 sta | art vector | | |
| | start | 107H | | | DMA7V5 | DMA7V4 | DMA7V3 | DMA7V2 | DMA7V1 | DMA7V0 |
| | vector | 10/11 | | | | | R/ | W | | |
| | 10000 | | | | 0 | 0 | 0 | 0 | 0 | 0 |

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches 0. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

| Symbol | NAME | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-------------------|-------|---------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|
| DMAB DMA burst | | 108H | DBST7 | DBST6 | DBST5 | DBST4 | DBST3 | DBST2 | DBST1 | DBST0 | | |
| | burst | | R/W | | | | | | | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an <u>instruction</u> which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a "DI" instruction. And in the case of setting an interrupt enable again by "EI" instruction after the execution of clearing instruction, execute "EI" instruction after clearing and more than 3-instructions (e.g., "NOP"× 1 times).

If placed "EI" instruction without waiting "NOP" instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared. Thus, when be changed interrupt request level to "0", change it after cleared corresponding interrupt request by INTCLR instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution, disable an interrupt by "DI" instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

| | In level mode INT0 to INTB are not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 to INTB does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically. |
|----------------------------|--|
| INT0 to INTB level mode | If the CPU enters the interrupt response sequence as a result of INT x (x _ 0 to 7) going from "0" to "1", INTx must then be held at "1" until the interrupt response sequence has been completed. If INTx is set to Level mode so as to release a Halt state, INTx must be held at "1" from the time INTx changes from "0" to "1" until the Halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a "0", causing INTx to revert to "0" before the Halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence. DI LD (IIMC2),00H ; Changes from level to edge. |
| | LD (INTCLR),0AH ; Clears interrupt request flag. NOP ; Wait El execution. NOP NOP El |
| INTRX0 to INTRX3 | The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by an instruction. |

Note: The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INT0 to INT 7: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input change from high to low after interrupt request has been generated in level mode. ("H" \rightarrow "L", "L" \rightarrow "H")

INTRX0 to INTRX2: Instruction which read the receive buffer.

(8) About combination of an interruption factor

About the following interruption factor, interruption is made to serve a double purpose. Cautions are needed when using it.

1)INT8/INTTA5

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP24SEL>. It disappears, even if interruption of INTTA5(8-bit timer 5) will occur, if INTSEL<DP24SEL> is set as "1." It disappears, even if interruption of INT8(INT8 terminal input) will occur, if INTSEL<DP24SEL> is set as "0."

2)INT9/INTTA7

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP26SEL>. It disappears, even if interruption of INTTA7(8-bit timer 7) will occur, if INTSEL<DP26SEL> is set as "1." It disappears, even if interruption of INT9(INT9 terminal input) will occur, if INTSEL<DP26SEL> is set as "0."

3)INTTB31/INTTB30

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP47SEL>. It disappears, even if interruption of INTTB30(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "1." It disappears, even if interruption of INTTB31(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "0."

4)INTTB41/INTTB40

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP48SEL>. It disappears, even if interruption of INTTB40(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "1." It disappears, even if interruption of INTTB41(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "0."

5)INTTB51/INTTB50

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP49SEL>. It disappears, even if interruption of INTTB50(16-bit timer 5) will occur, if INTSEL<DP49SEL> is set as "1." It disappears, even if interruption of INTTB51(16-bit timer 5) will occur, if INTSEL<DP49SEL> is set as "0."

When you change an interruption factor, please change in the following procedures.

It interrupts, an interruption level setting register is set as the ban on a demand, and an interruption demand flag is cleared. It is set as the interruption factor which uses an interruption combination selection register. An interrupt level is set as an interrupt level setting register.

3.5 Function Ports

TMP92CM27 has I/O port pins that are shown in Table 3.5.1 in addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions. list I/O registers and their specifications.

| Port Name | Pin Name | Number of Pins | I/O | R | I/O Setting | Pin Name for built-in function |
|-----------|------------|-------------------|--------|---|-------------|--------------------------------|
| Port 1 | P10 to P17 | 8 | I/O | _ | Bit | D8 to D15 |
| Port 6 | P60 to P67 | 8 | I/O | _ | Bit | A16 to A23 |
| | P71 | 1 | I/O | U | Bit | WRLL |
| | P72 | 1 | I/O | U | Bit | WRLU |
| | P73 | 1 | I/O | - | Bit | R/W |
| Port 7 | P74 | 1 | I/O | U | Bit | SRWR |
| | P75 | 1 | I/O | U | Bit | SRLLB |
| | P76 | 1 | I/O | U | Bit | SRLUB |
| | P77 | 1 | I/O | - | Bit | WAIT |
| Port 8 | P80 | 1 | Output | — | (Fixed) | CSO |
| | P81 | 1 | Output | - | (Fixed) | CS1 |
| | P82 | 1 | Output | _ | (Fixed) | CS2 |
| | P83 | 1 | Output | _ | (Fixed) | |
| | P84 | 1 | Output | _ | (Fixed) | |
| | P85 | 1 | Output | _ | (Fixed) | |
| | P86 | 1 | I/O | - | Bit | BUSRQ |
| | P87 | 1 | I/O | _ | Bit | BUSAK |
| Port 9 | P90 | 1 | Output | — | (Fixed) | SDWE |
| | P91 | 1 | Output | _ | (Fixed) | SDRAS |
| | P92 | 1 | Output | _ | (Fixed) | SDCAS |
| | P93 | 1 | Output | - | (Fixed) | SDLLDQM |
| | P94 | 1 | Output | - | (Fixed) | SDLUDQM |
| | P95 | 1 | Output | - | (Fixed) | SDCKE |
| | P96 | 1 | Output | _ | (Fixed) | SDCLK |
| Port A | PA0 | 1 | I/O | _ | Bit | RXD0 |
| | PA1 | 1 | I/O | - | Bit | TXD0 |
| | PA2 | 1 | I/O | - | Bit | SCLK0/CTS0 |
| | PA3 | 1 | I/O | - | Bit | RXD1 |
| | PA4 | 1 | I/O | - | Bit | TXD1 |
| | PA5 | 1 | I/O | - | Bit | SCLK1/CTS1 |
| Port C | PC0 | 1 | I/O | - | Bit | SO0/SDA0 |
| | PC1 | 1 | I/O | _ | Bit | SI0/SCL0 |
| | PC2 | 1 | I/O | _ | Bit | SCK0 |
| | PC3 | 1 | I/O | _ | Bit | SO1/SDA1 |
| | PC4 | 1 | I/O | _ | Bit | SI1/SCL1 |
| | PC5 | 1 | I/O | - | Bit | SCK1 |

Table 3.5.1 Port Function(R: PD = with programmable pull-down register, U = with pull-up register) (1/2)

| Port Name | Pin Name | Number of Pins | I/O | R | I/O Setting | Pin Name for built-in function |
|-----------|------------|-------------------|-------|---|-------------|--------------------------------|
| Port D | PD0 | 1 | I/O | _ | Bit | HSSI0 |
| | PD1 | 1 | I/O | _ | Bit | HSSO0 |
| | PD2 | 1 | I/O | _ | Bit | HSCLK0 |
| | PD3 | 1 | I/O | _ | Bit | RXD2 |
| | PD4 | 1 | I/O | _ | Bit | TXD2 |
| | PD5 | 1 | I/O | _ | Bit | SCLK2/CTS2 |
| Port F | PF0 | 1 | I/O | _ | Bit | TA0IN/INT0 |
| | PF1 | 1 | I/O | _ | Bit | TA1OUT |
| | PF2 | 1 | I/O | _ | Bit | TA2IN/INT1 |
| | PF3 | 1 | I/O | _ | Bit | TA3OUT |
| | PF4 | 1 | I/O | _ | Bit | TA4IN/INT2 |
| | PF5 | 1 | I/O | _ | Bit | TA5OUT |
| | PF6 | 1 | I/O | _ | Bit | TA6IN/INT3 |
| Port J | PJ0 | 1 | I/O | _ | Bit | TB0OUT0 |
| | PJ1 | 1 | I/O | _ | Bit | TB0OUT1 |
| | PJ2 | 1 | I/O | _ | Bit | TB1OUT0 |
| | PJ3 | 1 | I/O | _ | Bit | TB1OUT1 |
| | PJ4 | 1 | I/O | _ | Bit | TB2OUT0/TB4OUT0 |
| | PJ5 | 1 | I/O | _ | Bit | TB2OUT1/TB4OUT1 |
| | PJ6 | 1 | I/O | _ | Bit | TB3OUT0/TB5OUT0 |
| | PJ7 | 1 | I/O | _ | Bit | TB3OUT1/TB5OUT1 |
| Port K | PK0 | 1 | Input | _ | (Fixed) | TB0IN0/INT4 |
| | PK1 | 1 | Input | _ | (Fixed) | TB0IN1/INT5 |
| | PK2 | 1 | Input | _ | (Fixed) | TB1IN0/INT6 |
| | PK3 | 1 | Input | _ | (Fixed) | TB1IN1/INT7 |
| | PK4 | 1 | Input | _ | (Fixed) | TB2IN0/INT8 |
| | PK5 | 1 | Input | _ | (Fixed) | TB2IN1/INT9 |
| | PK6 | 1 | Input | _ | (Fixed) | TB3IN0/INTA |
| | PK7 | 1 | Input | _ | (Fixed) | TB3IN1/INTB |
| Port L | PL0 | 1 | I/O | _ | Bit | PG00/RXD3 |
| | PL1 | 1 | I/O | _ | Bit | PG01/TXD3 |
| | PL2 | 1 | I/O | _ | Bit | PG02/SCLK3/ CTS3 |
| | PL3 | 1 | I/O | _ | Bit | PG03/TA7OUT |
| | PL4 | 1 | I/O | _ | Bit | PG10/HSSI1 |
| | PL5 | 1 | I/O | _ | Bit | PG11/HSSO1 |
| | PL6 | 1 | I/O | _ | Bit | PG12/HSCLK1 |
| | PL7 | 1 | I/O | _ | Bit | PG13 |
| Port M | PM0 to PM7 | 8 | Input | _ | (Fixed) | AN0 to AN7/KI0 to KI7 |
| Port N | PN0 to PN2 | 3 | Input | _ | (Fixed) | AN8 to AN10 |
| | PN3 | 1 | Input | _ | (Fixed) | AN11/ ADTRG |

| - | Table 3.5.1 Po | rt Function(R: I | PD = with | program | nable | oull-down | register | , U = | with pull-up | register) | (2/2 | <u>?</u>) |
|---|----------------|------------------|-----------|---------|-------|-----------|----------|-------|--------------|-----------|------|------------|
| | | | | | | | | | | | | |

| | lat | ble 3.5.2 I/O Port and Specifications | s (1/7) | X | : Don't c | are |
|--------|------------|---------------------------------------|----------|--------|-----------|-------|
| Port | Pin name | Specification | <u> </u> | I/O re | gister | D =0- |
| Dort 1 | P10 to P17 | Input Port | Pn | PnCR | PnFC | PnFC2 |
| FUILI | | | | 0 | 0 | |
| | | | × | I | 4 | None |
| | | D8 to D15 bus | X | X | 1 | |
| Port 6 | P60 to P67 | Input Port | X | 0 | 0 | |
| | | Output Port | X | 1 | - | None |
| | | A16 to A23 output | Х | Х | 1 | |
| Port 7 | P71 | Input Port (without pull up) | 0 | 0 | 0 | |
| | | Input Port (with pull up) | 1 | 0 | 0 | |
| | | Output Port | Х | 1 | 0 | |
| | | WRLL | Х | 1 | 1 | |
| | P72 | Input Port (without pull up) | 0 | 0 | 0 | |
| | | Input Port (with pull up) | 1 | 0 | 0 | |
| | | Output Port | Х | 1 | 0 | - |
| | | WRLU | Х | 1 | 1 | |
| | P73 | Input Port | x | 0 | 0 | - |
| | | Output Port | Х | 1 | 0 | |
| | | R/W | Х | 1 | 1 | |
| | P74 | Input Port (without pull up) | 0 | 0 | 0 | |
| | | Input Port (with pull up) | 1 | 0 | 0 | - |
| | | Output Port | X | 1 | 0 | None |
| | | SRWR | X | 1 | 1 | - |
| | P75 | Input Port (without pull up) | 0 | 0 | 0 | - |
| | | Input Port (with pull up) | 1 | 0 | 0 | - |
| | | Output Port | X | 1 | 0 | - |
| | | | X | 1 | 1 | - |
| | P76 | Input Port (without pull up) | 0 | | 0 | |
| | | Input Port (with pull up) | 1 | 0 | 0 | - |
| | | | | 1 | 0 | - |
| | | | X | 1 | 1 | - |
| | D77 | SRUB | | | | - |
| | | | X | 0 | 0 | - |
| | | | X | 1 | 0 | - |
| | | WAIT | X | 0 | 1 | |

2521/00 d Crasification a (1/7) ь г.

V· D . .

| Port | Pin name | Specification | | I/O register | | |
|--------|------------|---------------|----|--------------|------|-------|
| FUIL | Finnanie | Specification | Pn | PnCR | PnFC | PnFC2 |
| Port 8 | P80 | Output Port | Х | | 0 | None |
| | | CS0 output | Х | | 1 | |
| | P81 | Output Port | Х | | 0 | |
| | | CS1 output | Х | None | 1 | |
| | P82 | Output Port | Х | | 0 | |
| | | CS2 output | Х | | 1 | |
| | P83 | 出力ポート | Х | | 0 | 0 |
| | | CS3 output | Х | | 1 | 0 |
| | | SDCS output | Х | | 1 | 1 |
| | | Reserved | Х | | 0 | 1 |
| | P84 | Output Port | Х | | 0 | None |
| | | CS4 output | Х | | 1 | |
| | P85 | Output Port | Х | | 0 | 0 |
| | | CS5 output | Х | | 1 | 0 |
| | | WDTOUT output | Х | | 1 | 1 |
| | | Reserved | Х | | 0 | 1 |
| | P86 to P87 | Input Port | Х | 0 | 0 | None |
| | | Output Port | Х | 1 | 0 | |
| | P86 | BUSRQ | Х | 0 | 1 | |
| | | Reserved | Х | 1 | 1 | |
| | P87 | BUSAK | Х | 1 | 1 | |
| | | Reserved | Х | 0 | 1 | |
| Port 9 | P90 to P96 | Output Port | Х | None | 0 | None |
| | P90 | SDWE | Х | | 1 | |
| | P91 | SDRAS | Х | | 1 | |
| | P92 | SDCAS | Х | | 1 | |
| | P93 | SDLLDQM | Х |] | 1 | |
| | P94 | SDLUDQM | Х |] | 1 | |
| | P95 | SDCKE | Х |] | 1 | |
| | P96 | SDCLK | Х | | 1 | |

Table 3.5.2 I/O Port and Specification (2/7)

| | Port Pin name Specification I/O register | | | | | |
|--------|--|--|---|---|------|-------|
| Port | Pin name | Specification I/O register Pn PnCR PnFC Input Port | | | PnFC | PnFC2 |
| Port A | PA0 | Input Port | X | 0 | 0 | None |
| | | Output Port | X | 1 | 0 | |
| | | RXD0 input | X | 0 | 1 | 1 |
| | PA1 | Input Port | X | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | TXD0 output | Х | 1 | 1 | 0 |
| | | TXD0 (open drain) output | X | 1 | 1 | 1 |
| | PA2 | Input Port | Х | 0 | 0 | None |
| | | Output Port | Х | 1 | 0 | |
| | | SCLK0/CTS0 input | Х | 0 | 1 | |
| | | SCLK0 output | Х | 1 | 1 | |
| | PA3 | Input Port | Х | 0 | 0 | None |
| | | Output Port | X | 1 | 0 | |
| | | RXD1 input | X | 0 | 1 | |
| | PA4 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | TXD1 output | Х | 1 | 1 | 0 |
| | | TXD1 (open drain) output | Х | 1 | 1 | 1 |
| | PA5 | Input Port | Х | 0 | 0 | None |
| | | Output Port | X | 1 | 0 | |
| | | SCLK1/CTS1 input | X | 0 | 1 | |
| | | SCLK1 output | Х | 1 | 1 | |
| Port C | PC0 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | X | 1 | 0 | 0 |
| | | SO0 output | X | 0 | 1 | 0 |
| | | SDA0 I/O | X | 1 | 1 | 0 |
| | | SO0 (open drain) output | Х | 0 | 1 | 1 |
| | | SDA0 (open drain) I/O | Х | 1 | 1 | 1 |
| | PC1 | Input Port | X | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | SI0 input | Х | 0 | 1 | 0 |
| | | SCL0 I/O | X | 0 | 1 | 1 |
| | | SCL0 (open drain) I/O | X | 1 | 1 | 1 |
| | PC2 | Input Port | X | 0 | 0 | None |
| | | Output Port | X | 1 | 0 | |
| | | SCK0 input | X | 0 | 1 | . |
| | | SCK0 output | Х | 1 | 1 | |

| Table 3.5.2 | I/O Port and Specifications | (3/7) |
|-------------|-----------------------------|-------|
| 10010 0.0.2 | | (0,1) |

| | | | , | I/O register | | | | | | |
|---------|----------|--------------------------|---|--------------|------|-------|--|--|--|--|
| Port | Pin name | me Specification Pn | | PnCR | PnFC | PnFC2 | | | | |
| Port C | PC3 | Input Port | X | 0 | 0 | 0 | | | | |
| 1 011 0 | 1 00 | Output Port | X | 1 | 0 | 0 | | | | |
| | | SQ1 output | X | 0 | 1 | 0 | | | | |
| | | SDA1 I/O | X | 1 | 1 | 0 | | | | |
| | | SO1 (open drain) output | X | 0 | 1 | 1 | | | | |
| | | SDA1 (open drain) I/O | X | 1 | 1 | 1 | | | | |
| | PC4 | Input Port | X | 0 | 0 | 0 | | | | |
| | - | Output Port | Х | 1 | 0 | 0 | | | | |
| | | SI1 input | Х | 0 | 1 | 0 | | | | |
| | | SCL1 I/O | Х | 0 | 1 | 1 | | | | |
| | | SCL1 (open drain) I/O | Х | 1 | 1 | 1 | | | | |
| | PC5 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | SCK1 input | Х | 0 | 1 | | | | | |
| | | SCK1 output | Х | 1 | 1 | | | | | |
| Port D | PD0 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | HSSI0 input | Х | 0 | 1 | | | | | |
| | PD1 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | HSSO0 output | Х | 1 | 1 | | | | | |
| | PD2 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | HSCLK0 output | Х | 1 | 1 | | | | | |
| | PD3 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | RXD2 input | Х | 0 | 1 | | | | | |
| | PD4 | Input Port | Х | 0 | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | 0 | | | | |
| | | TXD2 output | Х | 1 | 1 | 0 | | | | |
| | | TXD2 (open drain) output | Х | 1 | 1 | 1 | | | | |
| | PD5 | Input Port | Х | 0 | 0 | None | | | | |
| | | Output Port | Х | 1 | 0 | | | | | |
| | | SCLK2/CTS2 input | Х | 0 | 1 | | | | | |
| | | SCLK2 output | X | 1 | 1 | | | | | |

| Table 3.5.2 | I/O Port and Specifications | (4/7) |
|-------------|-----------------------------|-------|
| 1001E 3.J.Z | I/O FUIL and Specifications | (4//) |

| | | | , | | | | | | |
|---------|----------|----------------|----------------|---|-------|------|--|--|--|
| Port | Pin name | Specification | Pn PnCR PnFC F | | PnFC2 | | | | |
| Port F | PF0 | Input Port | X | 0 | 0 | 0 | | | |
| 1 0.111 | | Output Port | X | 1 | 0 | 0 | | | |
| | | TA0IN input | X | 0 | 1 | 0 | | | |
| | | INT0 input | X | 0 | 1 | 1 | | | |
| | PF1 | Input Port | X | 0 | 0 | - | | | |
| | | Output Port | X | 1 | 0 | None | | | |
| | | TA1OUT output | Х | 1 | 1 | | | | |
| | PF2 | Input Port | Х | 0 | 0 | 0 | | | |
| | | Output Port | Х | 1 | 0 | 0 | | | |
| | | TA2IN input | Х | 0 | 1 | 0 | | | |
| | | INT1 input | Х | 0 | 1 | 1 | | | |
| | PF3 | Input Port | Х | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | None | | | |
| | | TA3OUT output | Х | 1 | 1 | | | | |
| | PF4 | Input Port | Х | 0 | 0 | 0 | | | |
| | | Output Port | Х | 1 | 0 | 0 | | | |
| | | TA4IN input | Х | 0 | 1 | 0 | | | |
| | | INT2 input | Х | 0 | 1 | 1 | | | |
| | PF5 | Input Port | Х | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | None | | | |
| | | TA5OUT output | Х | 1 | 1 | | | | |
| | PF6 | Input Port | Х | 0 | 0 | 0 | | | |
| | | Output Port | Х | 1 | 0 | 0 | | | |
| | | TA6IN input | Х | 0 | 1 | 0 | | | |
| | | INT3 input | Х | 0 | 1 | 1 | | | |
| Port J | PJ0 | Input Port | Х | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | | | | |
| | | TB0OUT0 output | Х | 1 | 1 | | | | |
| | PJ1 | Input Port | Х | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | | | | |
| | | TB0OUT1 output | Х | 1 | 1 | None | | | |
| | PJ2 | Input Port | Х | 0 | 0 | NONE | | | |
| | | Output Port | Х | 1 | 0 | | | | |
| | | TB1OUT0 output | Х | 1 | 1 | | | | |
| | PJ3 | Input Port | Х | 0 | 0 | | | | |
| | | Output Port | Х | 1 | 0 | | | | |
| | | TB1OUT0 output | Х | 1 | 1 | | | | |

Table 3.5.2 I/O Port and Specifications (5/7)

| | | | , | I/O re | aister | |
|----------|----------|----------------|----------------|--------|--|---|
| Port | Pin name | Specification | Pn | PnCR | CR PnFC Pr 0 0 0 1 1 1 | |
| Port J | PJ4 | Input Port | Х | 0 | 0 | 0 |
| | - | Output Port | Х | 1 | 0 | 0 |
| | | TB2OUT0 output | Х | 1 | 1 | 0 |
| | | TB4OUT0 output | Х | 1 | 1 | 1 |
| | PJ5 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | TB2OUT1 output | Х | 1 | 1 | 0 |
| | | TB4OUT1 output | Х | 1 | 1 | 1 |
| | PJ6 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | TB3OUT0 output | Х | 1 | 1 | 0 |
| | | TB5OUT0 output | Х | 1 | 1 | 1 |
| | PJ7 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | 0 | 0 | | |
| | | TB3OUT1 output | Х | 1 | 1 | 0 |
| | | TB5OUT1 output | Х | 1 | 1 | 1 |
| Port K | PK0 | Input Port | Х | | 0 | 0 |
| Port K F | | TB0IN0 input | TB0IN0 input X | | 1 | 0 |
| | | INT4 input | Х | | 1 | 1 |
| | PK1 | Input Port | Х | | 0 | 0 |
| | | TB0IN1 input | Х | | 1 | 0 |
| | | INT5 input | Х | | 1 | 1 |
| | PK2 | Input Port | Х | | 0 | 0 |
| | | TB1IN0 input | Х | | 1 | 0 |
| | | INT6 input | Х | | 1 | 1 |
| | PK3 | Input Port | Х | | 0 | 0 |
| | | TB1IN1 input | Х | | 1 | 0 |
| | | INT7 input | Х | None | 1 | 1 |
| | PK4 | Input Port | Х | None | 0 | 0 |
| | | TB2IN0 input | Х | | 1 | 0 |
| | | INT8 input | Х | | 1 | 1 |
| | PK5 | Input Port | Х | | 0 | 0 |
| | | TB2IN1 input | Х | | 1 | 0 |
| | | INT9 input | Х | | 1 | 1 |
| | PK6 | Input Port | Х |] | 0 | 0 |
| | | TB3IN0 input | Х |] | 1 | 0 |
| | | INTA input | Х | 1 | 1 | 1 |
| | PK7 | Input Port | Х | 1 | 0 | 0 |
| | | TB3IN1 input | Х | 1 | 1 | 0 |
| | | INTB input | Х |] | 1 | 1 |

Table 3.5.2 I/O Port and Specifications (6/7)

| | | | - (| | aistor | |
|--------|------------|--------------------------|-----|------|--------|-------|
| Port | Pin name | Specification | Pn | | PnFC | PnFC2 |
| Port I | PL 0 | Input Port | X | 0 | 0 | 0 |
| I OILE | . 20 | Output Port | X | 1 | 0 | 0 |
| | | PG00 output | X | 1 | 1 | 0 |
| | | RXD3 input | X | 0 | 1 | 0 |
| | PL1 | Input Port | X | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG01 output | Х | 1 | 1 | 0 |
| | | TXD3 output | Х | 1 | 0 | 1 |
| | | TXD3 (open drain) output | Х | 1 | 1 | 1 |
| | PL2 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG02 output | Х | 1 | 1 | 0 |
| | | SCLK3/CTS3 input | Х | 0 | 0 | 1 |
| | | SCLK3 output | Х | 1 | 0 | 1 |
| | PL3 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG03 output | Х | 1 | 1 | 0 |
| | | TA7OUT | Х | 1 | 1 | 1 |
| | PL4 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG10 output | Х | 1 | 1 | 0 |
| | | HSSI1 input | Х | 0 | 0 | 1 |
| | PL5 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG11 output | Х | 1 | 1 | 0 |
| | | HSSO1 output | Х | 1 | 0 | 1 |
| | PL6 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG12 output | Х | 1 | 1 | 0 |
| | | HSCLK1 output | Х | 1 | 0 | 1 |
| | PL7 | Input Port | Х | 0 | 0 | 0 |
| | | Output Port | Х | 1 | 0 | 0 |
| | | PG13 output | Х | 1 | 1 | 0 |
| Port M | PM0 to PM7 | Input Port/KEY IN input | Х | None | 0 | None |
| | | AN0 to AN7 input | Х | | 1 | 10110 |
| Port N | PN0 to PN2 | Input Port | X | 4 | 0 | |
| | | AN8 to AN10 input | X | Nono | 1 | Nono |
| | PN3 | Input Port/ ADTRG | X | None | 0 | None |
| | | AN11 input | Х |] | 1 | |

 Table 3.5.2
 I/O Port and Specifications (7/7)

| | | | | | | | | | | | | | |
|------------|------------------|------|--------------------|------|------------|------------|-----------------|----------|------------|--------|---------------------------------------|--------|--|
| | | | 1 | | | | buffer sta | ite | | | | | |
| | | | | | | HALI STATE | | late | | | | | |
| | | Ø | CP | U | | | | | STOP | | STOP | | |
| | | | Operation state | | | F 0 | | | | | | | |
| | Input | tate | | | IDL | EZ | IDL | | | | | | |
| Port name | Function | t st | | | | | | | | F> = 1 | <drv< td=""><td>′F> =0</td></drv<> | ′F> =0 | |
| | name | name | se | | | | | | | 10111 | | 10111 | |
| | | Re | ion | in d | ion | iup tu | ion | tn d | ion | tu p | ion | tup | |
| | | | stup | sei | etup | inp | etup | inp | etup | inp | etup | inp | |
| | | | it f∟ s∈ | At | t fu Se | At | it fu se | At | t fu Se | At | it fu Se | At | |
| | | | 4 | đ | 4 | 0 | Þ | <u>u</u> | 4 | d. | 4 | α. | |
| D0 to D7 | D0 to D7 | OFF | <u> </u> | - | OFF | - | OFF | - | OFF | - | OFF | - | |
| | | | ern ern | | | | | | | | | | |
| P10 to P17 | D8 to D15 | OFF | T & O | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| | | | 0.55 | | | 0 | | | 0.55 | 0 | 0== | 0== | |
| P60 to P67 | A16 to A23 | OFF | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| P71 to P72 | | | | | | OFF | | OFF | | OFF | | OFF | |
| (*1) | _ | ON | _ | ON | _ | OFF | _ | OFF | _ | OFF | _ | OFF | |
| P73 | | ON | _ | ON | _ | OFF | _ | OFF | _ | OFF | _ | OFF | |
| P77 | | | ON | | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| P80 to P85 | | | | | 011 | _ | 011 | 011 | 011 | 011 | 011 | 011 | |
| P86 | | | ON | ON | ON | OFF | | OFF | | OFF | OFF | OFF | |
| | DUSKQ | | | | | | | | | | 011 | | |
| P90 to P96 | _ | | | ON | _ | | - ontrols by | | - | | _ | | |
| PA0 | RXD0 | ON | ON | ON | ON | | | | | OFF | OFF | OFF | |
| PA1 | - | | OFF | | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| | SCLK0/ | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0.1 | 0 | 011 | 0.1 | 011 | 011 | |
| PA2 | $\frac{1}{CTS0}$ | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PA3 | RXD1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PA4 | _ | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| | SCLK1/ | | - | | | | | | | | | | |
| PA5 | CTS1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC0 | SDA0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC1 | SI0/SCL0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC2 | SCK0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC3 | SDA1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC4 | SI1/SCL1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PC5 | SCK1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PD0 | HSSI0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PD1 to PD2 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| PD3 | RXD2 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |
| PD4 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| PD5 | SCLK2/ CTS2 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF | |

Input buffer state table (1/3)

| | | Input huffer state | | | | | | | | | | |
|------------|----------|--------------------|--------------|-------------|--------------|-------------|--------------|----------|----------------------------|------|------------------|-------------|
| | | | | | | | tate | .0 | | | | |
| | | | 0.5 | | | | siaic | | STOP | | STOP | |
| | | | | 'U ation | | | | | 0101 | | 0101 | |
| | Input | te | Opera | state | | IDLE2 | | E1 | | | | |
| Port name | Function | sta | 510 | | | | | | | - 4 | | |
| | name | set | | | | | | | $\langle DRVE \rangle = 1$ | | <drve> =0</drve> | |
| | | Re | U | t d | u | n t | uo | the the | ы | h t | uo | h t |
| | | | ncti itup | inpu | ncti itup | inpu set | ncti itup | inpu | ncti itup | inpu | ncti itup | inpu set |
| | | | t fu se | At | it fu se | At | it fu S€ | At | t fu S€ | At | it fu s∈ | At |
| | | | A | đ | A | đ | A | <u>a</u> | A | 0 | A | <u>a</u> |
| PF0 | TA0IN | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| | INT0 | | | | | | ~ | | | ~ | ON | ~ |
| PF1 | | ON | | ON | | | | | | | | |
| PFZ | | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | | OFF |
| PF3 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | | OFF |
| PF4 | TA4IN | | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| | INT2 | ÖN | on | 0.11 | 011 | 0 | on | 0 | 0.1 | 011 | ON | 0 |
| PF5 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| PF6 | TA6IN | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| | INT3 | | | | | | | | | | ON | |
| PJ0 to PJ7 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| PK0 | TB0IN0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| DIG | INT4 | | | | | 055 | | 055 | | 055 | ON | 055 |
| PK1 | | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | | OFF |
| PK2 | | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | | OFF |
| 1112 | INT4 | ÖN | | | | 011 | | | | 011 | ON | 011 |
| PK3 | TB1IN1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| | INT4 | | | | | | | | | | ON | |
| PK4 | TB2IN0 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| | INT4 | | | | | | | | | | ON | |
| PK5 | TB2IN1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| DIG | INT4 | | | | | 055 | | 055 | | 055 | ON | 055 |
| PKO | | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| PK7 | | ON | | ON | ON | OFF | ON | OFF | | OFF | | OFF |
| | INT4 | ON | | ON | ON | 011 | | 011 | | 011 | ON | 011 |
| PL0 | RXD3 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| PL1 | _ | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| | SCLK2/ | | | | | | | 000 | | | | |
| PLZ | CTS2 | | | | | UFF | | UFF | | OFF | UFF | UFF |
| PL3 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| PL4 | HSSI1 | ON | ON | ON | ON | OFF | ON | OFF | ON | OFF | OFF | OFF |
| PL5 to PL7 | - | ON | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |

Input buffer state table (2/3)

| | Input buffer state table (3/3) | | | | | | | | | | | | |
|------------|--------------------------------|-------|----------------------|------------------------|----------------------|------------------------|----------------------|------------------------|---|------------------------|---------------------------------------|------------------------|--|
| | | | Input buffer state | | | | | | | | | | |
| | | | | | | HALT s | state | | | | | | |
| | | | CF | บ | | | | | STOP | | STOP | | |
| Port namo | Input | itate | Operation state | | IDLE2 | | IDLE1 | | | | | | |
| Formanie | name | et s | | | | | | | <drv< td=""><td>E> = 1</td><td><drve< td=""><td>=>=0</td></drve<></td></drv<> | E> = 1 | <drve< td=""><td>=>=0</td></drve<> | =>=0 | |
| | | səy | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | |
| PM0 to PM7 | AN0 to AN7 | OFF | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| | KEY0 to KEY7 | | ON | | ON | | ON | | ON | | ON | | |
| PN0 to PN3 | AN8 to AN11 | OFF | OFF | ON | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF | |
| PN3 | ADTRG | - | ON | | ON | | ON | | ON | | ON | | |

ON : The buffer is always turned on. A current flows the input buffer if the input pin is not driven.

OFF : The buffer is always turned off.

: No applicable -

*1 : Port having a pull-up/pull-down resistor.*2 : AIN input does not cause a current to flow through the buffer.

*3 : It becomes an input port after reset and an input buffer turns on during reset at AM 0= 0 and AM1= 1.

| | | | | | | Output | buffer sta | ate | | | | |
|------------|----------------------------------|-------|--------------------|----------------|-------------|--------------|---|--------------|---|--------------|---------------------------------------|--------------|
| | | | | | | HALT s | state | | | | | |
| | | | CF | บ | | | | | STOP | | STOP | |
| | | | Operation | | | | | - 4 | | | | |
| . . | Output | tate | sta | ite | IDL | IDLEZ | | =1 | | | | |
| Port name | Function | et st | | | | | | | <drv< td=""><td>E> = 1</td><td><drv< td=""><td>/E> =0</td></drv<></td></drv<> | E> = 1 | <drv< td=""><td>/E> =0</td></drv<> | /E> =0 |
| | namo | ese | c | 0 | u | 0 | u | 0 | ۲ | 0 | c | 0 |
| | | Ľ | up Lp | etur etur | ctio up | put etuj | ctio up | put etuj | -p ctio | put etuj | up Lp | put etuj |
| | | | fun seti | ∖t in ort s | fun seti | ∖tin orts | fun seti | ∖tin orts | fun seti | ∖tin orts | fun seti | ∖tin orts |
| | | | At | A Q | At | <i>P</i> c | At | Pod | At | pq | At | Pc bc |
| D0 to D7 | D0 to D7 | OFF | | - | ON | - | OFF | - | OFF | - | OFF | _ |
| | D8 to D15 | | by nal e. | | | | | | | | | |
| P10 to P17 | | OFF | ON xtei vrit | | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| | | | С _{Ю́} - | UN | | | | | | | | |
| P60 to P67 | A16 to A23 | ON | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| P71 | WRLL | | | | | | | | | | | |
| P72 | WRLU | | | | | | | | | | | |
| P73 | R/ W | OFF | | | ON | ON | ON | ON | | ON | OFF | OFF |
| P74 | SRWR | OFF | ON | ON | ON | ON | UN | | ON | UN | OFF | |
| P75 | SRLLB | | | | | | | | | | | |
| P76 | SRLUB | | | | | | | | | | | |
| P77 | - | OFF | - | ON | - | ON | - | ON | - | ON | - | OFF |
| P80 | CS0 | ON | | | | | | | | | | |
| P81 | CS1 | ON | | | | | | | | | | |
| P82 | CS2 | ON | | | | | | | | | | |
| P83 | $\overline{CS3}/\overline{SDCS}$ | ON | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| P84 | CS4 | ON | | | | | | | | | | |
| P85 | CS5 / | ON | | | | | | | | | | |
| 1.00 | WDTOUT | | | | | | | | | | | |
| P86 | - | OFF | - | ON | - | ON | - | ON | - | ON | - | OFF |
| P87 | BUSAK | OFF | ON | ON | ON | ON | ON | ON | On | ON | OFF | OFF |
| P90 | SDWE | | | | | | | | | | | |
| P91 | SDRAS | | | | | | < | >XDR> | -=1:ON | | | |
| P92 | SDCAS | ON | | | | | | | - | | | |
| P93 | SDLLDQM | ON | ON | ON | | | <p< td=""><td>YDR></td><td>=0:OFF</td><td></td><td></td><td></td></p<> | YDR> | =0:OFF | | | |
| P94 P05 | SDLUDQM | | | | | | | | | | | |
| P96 | SDCKE SDCLK | | | | | | | | | | | |
| PA0 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PA1 | TXD0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PA2 | SCLK0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PA3 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PA4 | TXD1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PA5 | SCLK1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |

| | | | | - | | Output I | buffer sta | ite | | | | |
|------------|---------------------|-----|------------|-------------|------------|-------------|------------|-------------|------------|--------|-------------|-------|
| | | | | | | HALT s | state | | | | | |
| | | | C | | | | | | STOP | | STOP | |
| | | | Oper | ation | | | | | | | | |
| | Output | ate | sta | ate | IDL | .E2 | IDLE | E1 | | | | |
| Port name | Function | sta | | | | | | | | = 1 | | |
| | name | set | | | | | | | < DR VI | _/ = 1 | VDRV | L> =0 |
| | | Re | uo | n t | uo | up t | uo | up up | uo | h h | u | h t |
| | | | ncti | set | ncti | Inpu | ncti | set | ncti | set | ncti | set |
| | | | t fu se | At i ort | t fu se | At i ort | t fu se | At i ort | t fu se | At j | t fu se | Ati |
| | | | A | d | A | ď | A | d | A | ď | A | đ |
| PC0 | SO0/SDA0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PC1 | SCL0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PC2 | SCK0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PC3 | SO1/SDA1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PC4 | SCL1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PC5 | SCK1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PD0 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PD1 | HSSO0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PD2 | HSCLK | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PD3 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PD4 | TXD2 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PD5 | SCLK2 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PF0 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PF1 | TA1OUT | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PF2 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PF3 | TA3OUT | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PF4 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PF5 | TA5OUT | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PF6 | - | OFF | OFF | ON | OFF | ON | OFF | ON | OFF | ON | OFF | OFF |
| PJ0 | TB0OUT0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ1 | TB0OUT1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ2 | TB1OUT0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ3 | TB1OUT1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ4 | TB2OUT0/ TB4OUT0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ5 | TB2OUT1/ | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| | | | | | | | | | | | | |
| PJ6 | TB5OUT0 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PJ7 | TB3OUT1/ TB5OUT1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF |
| PK0 to PK7 | - | | | | | | _ | | | | | |

Output buffer state table (2/3)

| | | | | | | Output | butter sta | utter state | | | | | | |
|------------|-----------------|-------|---------------------------|------------------------|----------------------|------------------------|----------------------|------------------------|---|------------------------|---------------------------------------|------------------------|--|--|
| | | | | | HALT state | | | | | | | | | |
| | | | CPU Operation state | | IDLE2 | | IDLE1 | | STOP | | STOP | | | |
| Port name | Output | state | | | | | | | | | | | | |
| | name | et | | | | - | | _ | <drv< td=""><td>E> = 1</td><td><dr∖< td=""><td>/E> =0</td></dr∖<></td></drv<> | E> = 1 | <dr∖< td=""><td>/E> =0</td></dr∖<> | /E> =0 | | |
| | | Res | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | At function setup | At input port setup | | |
| PL0 | PG00 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL1 | PG01/ TXD3 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL2 | PG02/ SCLK3 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL3 | PG03/ TA7OUT | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL4 | PG10 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL5 | PG11/ HSSO1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL6 | PG12/ HSCLK1 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PL7 | PG13 | OFF | ON | ON | ON | ON | ON | ON | ON | ON | OFF | OFF | | |
| PM0 to PM7 | - | | | | | | _ | | | | | | | |
| PN0 to PN3 | - | | | | | | - | | | | | | | |

ON : The buffer is always turned on.

However, the output buffer of a specific terminal turns OFF at the time of bus release.

OFF : The buffer is always turned off.

- : No applicable

*1 : Port having a pull-up/pull-down resistor.

3.5.1 Port 1 (P10 to P17)

Port1 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC. In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15). Moreover, with the combination of AM1 and AM0 shown below, Port1 is set as the following function after reset release.

| AM1 | AM0 | Function Setting after Reset is Released |
|-----|-----|--|
| 0 | 0 | Don't use this setting |
| 0 | 1 | Data bus (D8 to D15) |
| 1 | 0 | Input port (P10 to P17) |
| 1 | 1 | Don't use this setting |



Figure 3.5.1 Port 1

| | | | | | Port 1 regi | ster | | | | | | | |
|-----------|--|----------------|---------------|--------------|--|------------------|----------------|-------------------------|----------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P1 | bit Symbol | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 | | | | |
| (0004H) | Read/Write | R/W | | | | | | | | | | | |
| | After reset | | Data | from externa | l port(Outpu | ut latch registe | er is cleare | d to "0") | | | | | |
| | | | | Po | rt 1 Control | register | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P1CR | bit Symbol | P17C | P16C | P15C | P14C | P13C | P12C | P11C | P10C | | | | |
| (UUU6H) | Read/Write | | | | | W | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | | | | Refer to fo | llowing table | | | | | | | |
| | | | | Por | t 1 Function | register | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| P1FC | bit Symbol | | | | | | | | P1F | | | | |
| (0007H) | Read/Write | | | 1 | 1 | W | - | | | | | | |
| | After reset | | | | | | | | 0/1* | | | | |
| | Function | | | | Refer to fo | ollowing table | | | | | | | |
| | | | | | | | ort 1 functi | on setting | | | | | |
| Note 1) F | Read-modify-wr | ite is prohibi | ted for P1CR | R,P1FC. | | P1I | FC <p1f></p1f> | 0 | 1 | | | | |
| Note 2) < | <p1xc> is bit X</p1xc> | of P1CR reg | jister. | | P1CR <p1xc< td=""><td>> \</td><td></td><td></td></p1xc<> | > \ | | | | | | | |
| Note 3) A | At AM1=0 and A | M0=1, it is a | fter reset P1 | | 0 | | Input port | Data bus (D15 to D8) | | | | | |
| A | At AM1=1 and AM0=0, it is after reset P1F="0". | | | | | | | Output port | Reserved | | | | |

Figure 3.5.2 Port 1 register

3.5.2 Port 6 (P60 to P67)

Port6 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC. In addition to functioning as a general-purpose I/O port, port6 can also function as an address bus (A16 to A23). Moreover, with the combination of AM1 and AM0 shown below, Port6 is set as the following function after reset release.

| AM1 | AM0 | Function Setting after Reset is Released |
|-----|-----|--|
| 0 | 0 | Don't use this setting |
| 0 | 1 | Address bus(A16 to A23) |
| 1 | 0 | Address bus(A16 to A23) |
| 1 | 1 | Don't use this setting |





Function

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|------------------|--|-----------|----------------|------|------|------|------|--|--|--|--|--|
| P6 | bit Symbol | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | | | | | |
| (0018H) | Read/Write | | R/W | | | | | | | | | | | |
| | After reset | | Data from external port(Output latch register is cleared to "0") | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | Port 6 Co | ontrol registe | r | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| P6CR | bit Symbol | P67C | P67C P66C P65C P64C P63C P62C P61C P6 | | | | | | | | | | | |
| (001AH) | Read/Write | | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | 0:Input 1:Output | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | Port 6 Fu | nction registe | er | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| P6FC | bit Symbol | P67F | P66F | P65F | P64F | P63F | P62F | P61F | P60F | | | | | |
| (001BH) | Read/Write | | | | V | V | | | | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | | |

Port 6 register

Figure 3.5.4 Port 6 register

0:Port 1:Address bus(A16 to A23)

Note) Read-modify-write is prohibited for P6CR,P6FC.

3.5.3 Port 7 (P71 to P77)

Port 71 to P77 is a 7-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC. Moreover, P71, P72 and P74 to P76 are ports with pull-up resistance. There is an external memory interface function in addition to a general-purpose I/O port function. P71 to P77 become input mode after reset.

(1)P71,P72,P74,P75,P76



Figure 3.5.5 Port 7(P71,P72,P74,P75,P76)

Note) When a terminal is set as \overline{WRLL} , \overline{WRLU} , \overline{SRWR} , \overline{SRLLB} , \overline{SRLUB} and \overline{WAIT} , at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

(2) P73 (R/ w)





Note) When a terminal is set as R/\overline{w} , at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

(3) P77(WAIT)



Figure 3.5.7 Port 7(P77)

| | | | | | i olt i logiot | | | | | |
|---------|-------------|-----|--------------|----------------------------------|----------------|-----|--------------------------------|-------------------------|---|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | |
| P7 | bit Symbol | P77 | P76 | P75 | P74 | P73 | P72 | P71 | | |
| (001CH) | Read/Write | | R/W | | | | | | | |
| | After reset | | ") | | | | | | | |
| | Function | - | 0:Pu 1:Pւ | II-up register III-up registe | OFF r ON | - | 0:Pull-up reg 1:Pull-up reg | gister OFF gister ON | - | |

| Port | 7 | register |
|------|---|----------|
|------|---|----------|

| | | | | Por | t 7 Control re | egister | | | | | |
|-----------------|-------------|------|------|------|----------------|----------|------|------|---|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | | |
| P7CR (001EH) | bit Symbol | P77C | P76C | P75C | P74C | P73C | P72C | P71C | | | |
| | Read/Write | | W | | | | | | | | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | | |
| | After reset | | | | 0: Input | 1: Outpu | t | | | | |

| | | | | Port | 7 Function re | gister | | | | | |
|---------|-------------|---------|----------|----------|---------------|---------|---------|---------|---|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | | | |
| P7FC | bit Symbol | P77F | P76F | P75F | P74F | P73F | P72F | P71F | | | |
| (001FH) | Read/Write | | W | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | | |
| | E | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | - | | |
| | Function | 1: WAIT | 1: SRLUB | 1: SRLLB | 1: SRWR | 1: R/ W | 1: WRLU | 1: WRLL | | | |

Port 7 function setting

| <p7xf></p7xf> | <p7xc></p7xc> | P77 | P76 | P75 | P74 | P73 | P72 | P71 | |
|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|---|
| 0 | 0 | Input port | - |
| 0 | 1 | Output port | - |
| 1 | 0 | WAIT | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | - |
| 1 | 1 | Reserved | SRLUB | SRLLB | SRWR | R/ W | WRLU | WRLL | - |

- Note 1) When using P71,P72 and P74 to P76 in input mode, built-in pull-up resistance is controlled by port7 register. When using it, making input mode ot I/O mode intermingled, a Read-modigy-write is forbidden(When at least 1 bit of input terminals exists). A setup of built-in pull-up resistance may change according to the state of an input terminal.
- Note 2) Read-modify-write is prohibited for P7CR and P7FC.
- Note 3) In the case of a port function, about pull-up ON/OFF, it controls by the value of P7. When using it asafunction, it controls by the value of a function.

Figure 3.5.8 Port 7 register

TOSHIBA

3.5.4 Port 8 (P80 to P87)

P80 to P85 are a port only for outputs. P86 and P87 are general-purpose I/O ports.

There are the following functions in addition to an output and a general-purpose I/O port.

- The output function of a standard chip select signal ($\overline{CS0}$, $\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$, $\overline{CS4}$, $\overline{CS5}$).
- The output function of the chip select signal for SDRAM($\overline{\text{SDCS}}$).
- The I/O function of a bus release function ($\overline{\text{BUSRQ}}$, $\overline{\text{BUSAK}}$).
- The output function of a watchdog timer(WDTOUT).

These functions operate by setting the bit concerned of P8CR, P8FC and P8FC2 register. The value of each register of P8CR, P8FC, and P8FC2 is reset in "0" by the reset operation, P80 to P84 becomes an output port, P85 becomes \overline{WDTOUT} output, and P86 and P87 become the input ports. Moreover, P82 is reset in "0" as for the output latch, and P80, P81, and P83 to P87 are set in "1".

(1) $P80(\overline{CS0})$, $P81(\overline{CS1})$, $P84(\overline{CS4})$

P80, P81, and P84 function as standard chip select signal output ($\overline{CS0}$, $\overline{CS1}$, $\overline{CS4}$) besides the output port function.



Figure 3.5.9 Port 8(P80,P81,P84)

(2) P82(CS2)

P82 functions as standard chip select signal output ($\overline{CS2}$) besides the output port function.



Figure 3.5.10 Port 8(P82)

TOSHIBA

(3) $P83(\overline{CS3}, \overline{SDCS})$

P83 functions as standard chip selection signal output ($\overline{CS3}$) and chip select signal output (\overline{SDCS}) for SDRAM besides the output port function.



Figure 3.5.11 Port 8(P83)

(4)P85(CS5)

P85 functions as standard chip select signal output ($\overline{CS5}$) and watchdog timer signal output (\overline{WDTOUT}) besides the output port function.



Figure 3.5.12 Port 8(P85)

(5)P86(BUSRQ)

P86 functions as input ($\overline{\text{BUSRQ}}$) of the function of bus open besides the I/O port function.



Figure 3.5.13 Port 8(P86)

(6)P87(BUSAK)

P87 functions as output ($\overline{\text{BUSAK}}$) of the function of bus open besides the I/O port function.



Figure 3.5.14 Port 8(P87)
| | | | | Port 8 | register | | | | | |
|---------|-------------|---------------------------------------|---------------------------------------|--------|----------|-----|-----|-----|-----|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| P8 | bit Symbol | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 | |
| (0020H) | Read/Write | | R/W | | | | | | | |
| | After reset | Data from e (Output latc set to | xternal port h register is "1") | 1 | 1 | 1 | 0 | 1 | 1 | |

Port 8 Control register

| P8CR (0021H) | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|-------------|----------|-----------|---|---|---|---|---|---|
| P8CR | bit Symbol | P87C | P86C | | | | / | / | / |
| (0021H) | Read/Write | W | | | | | | | |
| | After reset | 0 | 0 | | | | | | |
| | Function | 0: Input | 1: Output | | | | | | |

| | | | | Port 8 Fun | ction register | | | | | | |
|-----------------|-------------|----------|----------|--------------------|----------------|--------------------|---------|---------|---------|--|--|
| P8FC (0022H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | bit Symbol | P87F | P86F | P85F | P84F | P83F | P82F | P81F | P80F | | |
| | Read/Write | | W | | | | | | | | |
| | After reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | 0: Port | | |
| | Function | 1: BUSAK | 1: BUSRQ | 1: <p85f2></p85f2> | 1: CS4 | 1: <p83f2></p83f2> | 1: CS2 | 1: CS1 | 1: CS0 | | |

| | | | | | | - | | | | |
|---------|-------------|--|-------------|-----------|---|---------------|-----------|---|---|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| P8FC2 | bit Symbol | / | / | P85F2 | | P83F2 | | | | |
| (0023H) | Read/Write | | | W | | W | | | | |
| | After reset | | | 1 | | 0 | | | | |
| | Function | | | 0: CS5 | | 0: CS3 | | | | |
| | T directori | | | 1: WDTOUT | | 1: SDCS | | | | |
| | | → P85 funct | ion setting | | | P83 functio | n setting | | | |
| | | <p85f< td=""><td>> 0</td><td>1</td><td>l</td><td><p83f></p83f></td><td>0</td><td>1</td><td></td><td></td></p85f<> | > 0 | 1 | l | <p83f></p83f> | 0 | 1 | | |

CS5

WDTOUT

Port 8 Function register 2

Note 1) Read-modify-write is prohibited for P8CR, P8FC and P8FC2.

0

1

- Note 2) Don't do "1" to P8<P82> register in the write before setting P82 to CS2 after releasing reset. The period when (P8FC<P82F>=1) that sets the function register after the value of the output latch of P82 is made "1" (P8<P82>=1) and the output are not normally output exists and it is likely not to operate correctly.
- Note 3) Use and set word instruction (LDW (P8FC),xxxxH) when you set P82 as $\overline{CS2}$.

Port

Reserved

Figure 3.5.15 Port 8 register

0

1

Port

Reserved

CS3

SDCS

3.5.5 Port 9 (P90 to P96)

P90 to P96 are a port only for outputs.

There are the following functions in addition to an output port.

- The output function of a SDRAM controller
 - (SDWE, SDRAS, SDLLDQM, SDLUDQM, SDCKE, SDCLK).

These functions operate by setting the bit concerned of P9FC register. The value of P9FC<P95:P90 > is reset in "0" by the reset operation, and P95 to P90 becomes an output port. The value of P9FC<P96F > is set in "1", and P96 becomes SDCLK function output. Moreover, all bits of the output latch are set in "1". Port 9 can bitting set the output in HALT. It sets it by the P9DR register.



Figure 3.5.16 Port 9(P90 to P95)

TOSHIBA



Figure 3.5.17 Port 9(P96)

| _ | | | | F | Port 9 registe | er | | | |
|---------------|-------------|---|-----|-----|----------------|-----|-----|-----|-----|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P9 (0024H) | bit Symbol | | P96 | P95 | P94 | P93 | P92 | P91 | P90 |
| | Read/Write | | | | | R/W | | | |
| | After reset | | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| Port 9 | Function | reaister |
|--------|----------|----------|

| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|--------------------|---|---------|---------|-----------|-----------|----------|----------|---------|
| P9FC | bit Symbol | / | P96F | P95F | P94F | P93F | P92F | P91F | P90F |
| (0027H) | Read/Write | | | | | W | | | |
| | After reset | | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | F or attack | | 0:Port | 0:Port | 0:Port | 0:Port | 0:Port | 0:Port | 0:Port |
| | Function | | 1:SDCLK | 1:SDCKE | 1:SDLUDQM | 1:SDLLDQM | 1: SDCAS | 1: SDRAS | 1: SDWE |

Port 9 Drive register

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------------|-------------|---|-----------|--|------|------|------|------|------|--|--|
| | bit Symbol | / | P96D | P95D | P94D | P93D | P92D | P91D | P90D | | |
| P9DR (0025H) | Read/Write | | | R/W | | | | | | | |
| | After reset | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| | Function | | 0: The ir | 0: The inside of HALT is high impedance. 1: The inside of HALT is also dri | | | | | | | |

(The purpose of use and the usage)

- This register sets up the state of each pin at the time of standby mode.
- Set the state of the pin expected before the "HALT" command as a register. CPU serves as enable, after executing a "HALT" command.
- It becomes effective in all the standby modes that have three kinds.(IDLE2,IDLE1, or STOP mode)
- The state of I/O is shown in the following tables.

| OE | P9nD | Output buffer | Input buffer | Note 1) OF means the output enable signal before the mode of the |
|----|------|---------------|--------------|--|
| 1 | 0 | OFF | OFF | standhy |
| 1 | 1 | ON | OFF | Note 2) "n" of P9nD means the bit number of PORT9. |

Note) Read-modify-write is prohibited for P9FC.

Figure 3.5.18 Port 9 register

3.5.6 Port A (PA0 to PA5)

Port A is an 6-bit general-purpose I/O port.

PA1 and PA4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 0(RXD0, TXD0, SCLK0/ CTS0).
- The I/O function of the serial cannel 1(RXD1, TXD1, SCLK1/CTS1).

These functions operate by setting the bit concerned of PACR, PAFC and PAFC2 register. All the bits of PACR, PAFC and PAFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

(1)PA0(RXD0),PA3 (RXD1)

PA0 and PA3 have a function as a RXD input of the serial channel 0 and 1 in addition to an I/O port.



Figure 3.5.19 Port A(PA0,PA3)

(2)PA1(TXD0),PA4 (TXD1)

PA1 and PA4 have a function as a TXD output of the serial channel 0 and 1 in addition to an I/O port.

Moreover, when using it as an TXD output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PAFC<PA1F,PA4F> and PACR<PA1C,PA4C> register.



Figure 3.5.20 Port A(PA1,PA4)

(3)PA2(CTS0,SCLK0),PA5(CTS1,SCLK1)

PA2 and PA5 have a function as an CTS input or SCLK I/O in addition to the I/O port.



Figure 3.5.21 Port A(PA2,PA5)

Read/Write

After reset

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|-------------------------|---|---|------|--|------|------|------|------|--|--|--|--|
| PA | bit Symbol | / | / | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | | | | |
| (0028H) | Read/Write | | | | R/W | | | | | | | | |
| | After reset | | | Da | Data from external port(Output latch register is set to "1") | | | | | | | | |
| | Port A Control register | | | | | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PACR | bit Symbol | | | PA5C | PA4C | PA3C | PA2C | PA1C | PA0C | | | | |
| (002AH) | Pood/M/rito | | | | | | ۱۸/ | | | | | | |

0

0

W

Refer to following table

0

0

0

0

| Port | Αı | eai | ster |
|------|-----|-----|------|
| | ~ י | CQ1 | JUCI |

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|---|------|------|---------------|-------------|------|------|
| PAFC | bit Symbol | / | | PA5F | PA4F | PA3F | PA2F | PA1F | PA0F |
| (002BH) | Read/Write | | | | | V | V | | |
| | After reset | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | | | Refer to foll | owing table | | |

Port A Function register

Port A Function register 2

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|-----------|---|---|-----------|---|
| bit Symbol | / | / | | PA4F2 | | / | PA1F2 | |
| Read/Write | | | | W | | | W | |
| After reset | | | | 0 | | | 0 | |
| | | | | Refer to | | | Refer to | |
| Function | | | | following | | | following | |
| | | | | table | | | table | |

Port A function setting

| <paxf2></paxf2> | <paxf></paxf> | <paxc></paxc> | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
|-----------------|---------------|---------------|-------------|---------------|-------------|-------------|---------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | SCLK1/ CTS1 | Reserved | RXD1 | SCLK0/ CTS0 | Reserved | RXD0 |
| 0 | 1 | 1 | SCLK1 | TXD1(O.D Dis) | Reserved | SCLK0 | TXD0(O.D Dis) | Reserved |
| 1 | 0 | 0 | | Reserved | | | Reserved | |
| 1 | 0 | 1 | | Reserved | | | Reserved | |
| 1 | 1 | 0 | | Reserved | | | Reserved | |
| 1 | 1 | 1 | | TXD1(O.D Ena) | | | TXD0(O.D Ena) | |

Note 1) Read-modify-write is prohibited for PACR, PAFC and PAFC2.

Note 2) RXD0/1, SCLK0/1, CTS0 and CTS1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.

Note 3) PA1 and PA4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.22 Port A register

TOSHIBA

3.5.7 Port C(PC0 to PC5)

Port C is an 6-bit general-purpose I/O port.

PC0, PC1, PC3 and PC4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial bus interface 0(SO0/SDA0, SI0/SCL0, SCK0).
- The I/O function of the serial bus interface 1(SO1/SDA1, SI1/SCL1, SCK1).

These functions operate by setting the bit concerned of PCCR, PCFC and PCFC2 register. All the bits of PCCR, PCFC and PCFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

(1)PC0(SO0/SDA0),PC3 (SO1/SDA1)

PC0 and PC3 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.

Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC0F,PC3F> and PCCR<PC0C,PC3C> register.



Figure 3.5.23 Port C(PC0,PC3)

(2)PC1(SI0/SCL0),PC4 (SI1/SCL1)

PC1 and PC4 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port. Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC1F,PC4F> and PCCR<PC1C,PC4C> register.



Figure 3.5.24 Port C(PC1,PC4)

(3)PC2(SCK0),PC5 (SCK1)

PC2 and PC5 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.





| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------|-------------------------|---|---|--|-----|-----|-----|-----|-----|--|--|--|
| PC | bit Symbol | | | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 | | | |
| (0030H) | Read/Write | | | R/W | | | | | | | | |
| | After reset | | | Data from external port(Output latch register is set to "1") | | | | | | | | |
| - | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | Port C Control register | | | | | | | | | | | |

Port C register

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-------------|---|---|------|------|------------|----------------|------|------|--|--|
| PCCR | bit Symbol | / | | PC5C | PC4C | PC3C | PC2C | PC1C | PC0C | | |
| (0032H) | Read/Write | | | W | | | | | | | |
| | A.61. | | | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | After reset | | | | | Refer to f | ollowing table | | | | |

| Port C Function | register |
|-----------------|----------|
|-----------------|----------|

| PCFC | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-------------|---|---|--------------------------|------|------|------|------|------|--|--|
| (0033H) | bit Symbol | | | PC5F | PC4F | PC3F | PC2F | PC1F | PC0F | | |
| | Read/Write | | | W | | | | | | | |
| | After reset | | | 0 0 0 0 0 0 | | | | | | | |
| | Function | | | Refer to following table | | | | | | | |

Port C Function register 2

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|-------------|---|---|---|---------------|-------------|---|---------------|-------------|
| PCFC2 (0031H) | bit Symbol | / | | | PC4F2 | PC3F2 | | PC1F2 | PC0F2 |
| | Read/Write | | | | W | W | | W | W |
| | After reset | | | | 0 | 0 | | 0 | 0 |
| | Function | | | | Refer to foll | owing table | | Refer to foll | owing table |

Port C function setting

| <pcxf2></pcxf2> | <pcxf></pcxf> | <pcxc></pcxc> | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
|-----------------|---------------|---------------|-------------|-------------------|---------------------|-------------|-------------------|---------------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | SCK1 input | SI1 input | SO1 output(O.D Dis) | SCK0 input | SI0 input | SO0 output(O.D Dis) |
| 0 | 1 | 1 | SCK1 output | SCL1 I/O(O.D Dis) | SDA1 I/O(O.D Dis) | SCK0 output | SCL0 I/O(O.D Dis) | SDA0 I/O(O.D Dis) |
| 1 | 0 | 0 | | Reserved | Reserved | | Reserved | Reserved |
| 1 | 0 | 1 | | Reserved | Reserved | | Reserved | Reserved |
| 1 | 1 | 0 | | Reserved | SO1 output(O.D Ena) | | Reserved | SO0 出力(O.D Ena) |
| 1 | 1 | 1 | | SCL1 I/O(O.D Ena) | SDA1 I/O(O.D Ena) | | SCL0 I/O(O.D Ena) | SDA0 I/O(O.D Ena) |

Note 1) Read-modify-write is prohibited for PCCR, PCFC and PCFC2.

Note 2) SDA0/1, SCL0/1, SI0/1 and SCK0/1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.

Note 3) PC0, PC1, PC3 and PC4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.26 Port C register

3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.27 Port D(PD0,PD3)







Figure 3.5.29 Port D(PD4)





| | | 1 | 0 | 5 | 4 | 3 | 2 | | 0 | | |
|-------------------------|-------------|---|---|--------------------------|---------------|---------------|----------------|------------------|------|--|--|
| PD | bit Symbol | | / | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | | |
| (0034H) | Read/Write | | | | | R | /W | | | | |
| | After reset | | | Da | ita from exte | rnal port(Out | put latch regi | ster is set to " | 1") | | |
| | | | | | | | | | | | |
| Port D Control register | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PDCR | bit Symbol | / | | PD5C | PD4C | PD3C | PD2C | PD1C | PD0C | | |
| (0036H) | Read/Write | | | W | | | | | | | |
| | After readt | | | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Aller Teset | | | Refer to following table | | | | | | | |
| | | | | | | | | | | | |
| | | | | Port D F | unction regi | stor | | | | | |
| 1 | ~ | | | FOILDT | | | | | | | |
| PDFC | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| (0037H) | bit Symbol | | | PD5F | PD4F | PD3F | PD2F | PD1F | PD0F | | |
| | Read/Write | | | | | | W | | | | |
| | After reset | | | 0 | 0 | 0 | 0 | 0 | 0 | | |

Port D register

Port D Function register 2

Refer to following table

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|---|---|-----------|---|---|---|---|
| PDFC2 | bit Symbol | | | | PD4F2 | | | | |
| | Read/Write | | | | W | | | | |
| (0035H) | After reset | | | | 0 | | | | |
| | | | | | Refer to | | | | |
| | Function | | | | following | | | | |
| | | | | | table | | | | |

Port D function setting

Function

| <pdxf2></pdxf2> | <pdxf></pdxf> | <pdxc></pdxc> | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
|-----------------|---------------|---------------|--------------|---------------|-------------|-------------|-------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | SCLK2/ CTS2 | Reserved | RXD2 | Reserved | Reserved | HSSI0 |
| 0 | 1 | 1 | SCLK2 output | TXD2(O.D Dis) | Reserved | HSCLK0 | HSSO0 | Reserved |
| 1 | 0 | 0 | | Reserved | \searrow | \land | \searrow | \searrow |
| 1 | 0 | 1 | | Reserved | | | | |
| 1 | 1 | 0 | | Reserved | | | | |
| 1 | 1 | 1 | | TXD2(O.D Ena) | | | | |

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



Figure 3.5.33 Port F(PF1,PF3,PF5)

| | | | | | 0 | | | | | | |
|--------------------------|-------------|---|-----------|-----------|---------------|----------------|----------------|-------------|-----------|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PF | bit Symbol | | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | | |
| (003CH) | Read/Write | | | | | R/W | | | | | |
| | After reset | | | Data fron | n external po | rt(Output late | ch register is | set to "1") | | | |
| | | | | Port F | Control regis | ster | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFCR | bit Symbol | | PF6C | PF5C | PF4C | PF3C | PF2C | PF1C | PF0C | | |
| (003EH) | Read/Write | | | - | | W | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | | | | | Refe | r to following | table | | | | |
| Port F Function register | | | | | | | | | | | |
| [| / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFFC | bit Symbol | | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PF0F | | |
| (003FH) | Read/Write | | | | | W | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | | | | Refe | r to following | table | | | | |
| - | | | | Port F F | unction regis | ster 2 | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFFC2 | bit Symbol | / | PF6F2 | | PF4F2 | | PF2F2 | \square | PF0F2 | | |
| (003DH) | Read/Write | | W | | W | | W | | W | | |
| | After reset | | 0 | | 0 | | 0 | | 0 | | |
| | | | Refer to | | Refer to | | Refer to | | Refer to | | |
| | Function | | following | | following | | following | | following | | |
| | | | table | | table | | table | | table | | |

Port F register

Port F function setting

| <pfx2></pfx2> | <pfxf></pfxf> | <pfxc></pfxc> | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
|---------------|---------------|---------------|-------------|--------------|-------------|--------------|-------------|--------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | TA6IN | Reserved | TA4IN | Reserved | TA2IN | Reserved | TA0IN |
| 0 | 1 | 1 | Reserved | TA5OUT | Reserved | TA3OUT | Reserved | TA1OUT | Reserved |
| 1 | 0 | 0 | Reserved | \backslash | Reserved | \backslash | Reserved | \backslash | Reserved |
| 1 | 0 | 1 | Reserved | | Reserved | | Reserved | | Reserved |
| 1 | 1 | 0 | INT3 | | INT2 | | INT1 | | INT0 |
| 1 | 1 | 1 | Reserved | | Reserved | | Reserved | | Reserved |

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

Note 2) TA0IN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register

3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.35 Port J(PJ0,PJ1,PJ2,PJ3)



Figure 3.5.36 Port J(PJ4,PJ5,PJ6,PJ7)

| _ | | | | | | | | | | | |
|---------|-------------|--------------------------|---------------|--------------|---------------|-----------------|----------------|------|------|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PJ | bit Symbol | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | | |
| (004CH) | Read/Write | | | | R/ | W | | | | | |
| | After reset | | Dat | a from exter | nal port(Outp | out latch regis | ster is set to | "1") | | | |
| _ | | | | Port J | Control regis | ter | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PJCR | bit Symbol | PJ7C | PJ6C | PJ5C | PJ4C | PJ3C | PJ2C | PJ1C | PJ0C | | |
| (004EH) | Read/Write | | | | V | V | | | | | |
| | After reset | | | | (|) | | | | | |
| | | | | | Refer to foll | owing table | | | | | |
| | | | | Port J F | Function regi | ster | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PJFC | bit Symbol | PJ7F | PJ6F | PJ5F | PJ4F | PJ3F | PJ2F | PJ1F | PJ0F | | |
| (004FH) | Read/Write | | | | V | V | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | Refer to following table | | | | | | | | | |
| | | | | Port J F | unction regis | ter 2 | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PJFC2 | bit Symbol | PJ7F2 | PJ6F2 | PJ5F2 | PJ4F2 | | | | | | |
| (004DH) | Read/Write | | V | V | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | | | | | | |
| | Function | | Refer to foll | owing table | | | | | | | |

Port J register

Port J function setting

| I | <pjx2></pjx2> | <pjxf></pjxf> | <pjxc></pjxc> | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 |
|---|---------------|---------------|---------------|-------------|-------------|-------------|-------------|--------------|-------------|-------------|--------------|
| I | 0 | 0 | 0 | Input port | Input port | Input port | Input port |
| | 0 | 0 | 1 | Output port | Output port | Output port | Output port |
| | 0 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| I | 0 | 1 | 1 | TB3OUT1 | TB3OUT0 | TB2OUT1 | TB2OUT0 | TB1OUT1 | TB1OUT0 | TB0OUT1 | TB0OUT0 |
| I | 1 | 0 | 0 | Reserved | Reserved | Reserved | Reserved | \backslash | \setminus | \setminus | \backslash |
| I | 1 | 0 | 1 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 1 | TB5OUT1 | TB5OUT0 | TB4OUT1 | TB4OUT0 | | | | |

Note) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Figure 3.5.38 Port K(PK0 to PK7)

| | | | | | • | | | | | | | | | |
|-----------------|----------------------------|--------------------------|-------------------------|--------|---------------|-------------|------|------|------|--|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PK | bit Symbol | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | | | | | |
| (0050H) | Read/Write | | | | F | र | | | | | | | | |
| | After reset | | Data from external port | | | | | | | | | | | |
| | | | | Port K | Function regi | ster | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PKFC (0053H) | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | | |
| | Read/Write | W | | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | Refer to following table | | | | | | | | | | | | |
| | Port K Function register 2 | | | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PKFC2 | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | | |
| (0051H) | Read/Write | | | | V | V | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | | | | Refer to foll | owing table | | | | | | | | |

Port K register

Port K function setting

| <pkxf2></pkxf2> | <pkxf></pkxf> | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 |
|-----------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 0 | 0 | Input port |
| 0 | 1 | TB3IN1 | TB3IN0 | TB2IN1 | TB2IN0 | TB1IN1 | TB1IN0 | TB0IN1 | TB0IN0 |
| 1 | 0 | Reserved |
| 1 | 1 | INTB | INTA | INT9 | INT8 | INT7 | INT6 | INT5 | INT4 |

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

Figure 3.5.39 Port K register

3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.40 Port L(PL0,PL4)







Figure 3.5.42 Port L(PL2)







Figure 3.5.44 Port L(PL5,PL6)



Figure 3.5.45 Port L(PL7)

| - | | | | | 0 | | | | | | | | |
|---------|-------------|-----|--|-----|-----|-----|-----|-----|-----|--|--|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PL | bit Symbol | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | | | | |
| (0054H) | Read/Write | | R/W | | | | | | | | | | |
| | After reset | | Data from external port(Output latch register is set to "1") | | | | | | | | | | |
| | | | | | | | | | | | | | |

Port L register

| | | Port L Control register | | | | | | | | | | | |
|-----------------|-------------|--------------------------|------|------|------|------|------|------|------|--|--|--|--|
| PLCR (0056H) | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| | bit Symbol | PL7C | PL6C | PL5C | PL4C | PL3C | PL2C | PL1C | PL0C | | | | |
| | Read/Write | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | | Refer to following table | | | | | | | | | | | |

| Port L Function register | |
|--------------------------|--|
|--------------------------|--|

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|------|--------------------------|------|------|------|------|------|------|--|--|--|--|--|
| PLFC | bit Symbol | PL7F | PL6F | PL5F | PL4F | PL3F | PL2F | PL1F | PL0F | | | | | |
| (0057H) | Read/Write | | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | | Refer to following table | | | | | | | | | | | |

| | Port L Function register 2 | | | | | | | | | | |
|------------------|----------------------------|---|--------------------------|-------|-------|-------|-------|-------|-------|--|--|
| PLFC2 (0055H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | bit Symbol | | PL6F2 | PL5F2 | PL4F2 | PL3F2 | PL2F2 | PL1F2 | PL0F2 | | |
| | Read/Write | | | W | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | | Refer to following table | | | | | | | | |

| Port L fu | inction se | tting | | | | | | | | |
|-----------------|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|-------------|
| <plxf2></plxf2> | <plxf></plxf> | <plxc></plxc> | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 |
| 0 | 0 | 0 | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port |
| 0 | 1 | 0 | Reserved | Reserved |
| 0 | 1 | 1 | PG13 | PG12 | PG11 | PG10 | PG03 | PG02 | PG01 | PG00 |
| 1 | 0 | 0 | Ν | Reserved | Reserved | HSSI1 | Reserved | SCLK3/ CTS3 | Reserved | RXD3 |
| 1 | 0 | 1 | | HSCLK1 | HSSO1 | Reserved | Reserved | SCLK3 | TXD3 (O.D Dis) | Reserved |
| 1 | 1 | 0 | | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 1 | 1 | 1 | | Reserved | Reserved | Reserved | TA7OUT | Reserved | TXD3 (O.D Ena) | Reserved |

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.27 Port D(PD0,PD3)







Figure 3.5.29 Port D(PD4)





| | | 1 | 0 | 5 | 4 | 3 | 2 | | 0 | | | | |
|---------|-------------------------|---|--------------------------|----------|---------------|---------------|----------------|------------------|------|--|--|--|--|
| PD | bit Symbol | | / | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | | | | |
| (0034H) | Read/Write | | | | | R | /W | | | | | | |
| | After reset | | | Da | ita from exte | rnal port(Out | put latch regi | ster is set to " | 1") | | | | |
| | | | | | | | | | | | | | |
| | Port D Control register | | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PDCR | bit Symbol | / | | PD5C | PD4C | PD3C | PD2C | PD1C | PD0C | | | | |
| (0036H) | Read/Write | | | W | | | | | | | | | |
| | After readt | | | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Aller Teset | | Refer to following table | | | | | | | | | | |
| | | | | | | | | | | | | | |
| | | | | Port D F | unction regi | stor | | | | | | | |
| 1 | ~ | | | FOILDT | | | | | | | | | |
| PDFC | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| (0037H) | bit Symbol | | | PD5F | PD4F | PD3F | PD2F | PD1F | PD0F | | | | |
| | Read/Write | | | | | | W | | | | | | |
| | After reset | | | 0 | 0 | 0 | 0 | 0 | 0 | | | | |

Port D register

Port D Function register 2

Refer to following table

| PDFC2 (0035H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|-------------|---|---|---|-----------|---|---|---|---|
| | bit Symbol | / | | | PD4F2 | | | | |
| | Read/Write | | | | W | | | | |
| | After reset | | | | 0 | | | | |
| | | | | | Refer to | | | | |
| | Function | | | | following | | | | |
| | | | | | table | | | | |

Port D function setting

Function

| <pdxf2></pdxf2> | <pdxf></pdxf> | <pdxc></pdxc> | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
|-----------------|---------------|---------------|--------------|---------------|-------------|-------------|-------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | SCLK2/ CTS2 | Reserved | RXD2 | Reserved | Reserved | HSSI0 |
| 0 | 1 | 1 | SCLK2 output | TXD2(O.D Dis) | Reserved | HSCLK0 | HSSO0 | Reserved |
| 1 | 0 | 0 | | Reserved | \searrow | \land | \searrow | |
| 1 | 0 | 1 | | Reserved | | | | |
| 1 | 1 | 0 | | Reserved | | | | |
| 1 | 1 | 1 | | TXD2(O.D Ena) | | | | |

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



Figure 3.5.33 Port F(PF1,PF3,PF5)

| | | | | | 0 | | | | | | |
|--------------------------|--------------------------|---|--------------------------|-----------|---------------|----------------|----------------|-------------|-----------|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PF (003CH) | bit Symbol | | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | | |
| | Read/Write | | R/W | | | | | | | | |
| | After reset | | | Data fron | n external po | rt(Output late | ch register is | set to "1") | | | |
| Port F Control register | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFCR | bit Symbol | | PF6C | PF5C | PF4C | PF3C | PF2C | PF1C | PF0C | | |
| (003EH) | Read/Write | | | W | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Refer to following table | | | | | | | | | | |
| Port F Function register | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFFC | bit Symbol | | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PF0F | | |
| (003FH) | Read/Write | | W | | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | | Refer to following table | | | | | | | | |
| - | | | | Port F F | unction regis | ster 2 | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| PFFC2 (003DH) | bit Symbol | / | PF6F2 | | PF4F2 | | PF2F2 | \square | PF0F2 | | |
| | Read/Write | | W | | W | | W | | W | | |
| | After reset | | 0 | | 0 | | 0 | | 0 | | |
| | | | Refer to | | Refer to | | Refer to | | Refer to | | |
| | Function | | following | | following | | following | | following | | |
| | | | table | | table | | table | | table | | |

Port F register

Port F function setting

| <pfx2></pfx2> | <pfxf></pfxf> | <pfxc></pfxc> | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
|---------------|---------------|---------------|-------------|--------------|-------------|--------------|-------------|--------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | TA6IN | Reserved | TA4IN | Reserved | TA2IN | Reserved | TA0IN |
| 0 | 1 | 1 | Reserved | TA5OUT | Reserved | TA3OUT | Reserved | TA1OUT | Reserved |
| 1 | 0 | 0 | Reserved | \backslash | Reserved | \backslash | Reserved | \backslash | Reserved |
| 1 | 0 | 1 | Reserved | | Reserved | | Reserved | | Reserved |
| 1 | 1 | 0 | INT3 | | INT2 | | INT1 | | INT0 |
| 1 | 1 | 1 | Reserved | | Reserved | | Reserved | | Reserved |

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

Note 2) TA0IN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register
3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.35 Port J(PJ0,PJ1,PJ2,PJ3)



Figure 3.5.36 Port J(PJ4,PJ5,PJ6,PJ7)

| _ | | | | | | | | | | | | |
|---------|--------------------------|-------|---------------|--------------|---------------|-----------------|----------------|------|------|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PJ | bit Symbol | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | | | |
| (004CH) | Read/Write | | | | R/ | W | | | | | | |
| | After reset | | Dat | a from exter | nal port(Outp | out latch regis | ster is set to | "1") | | | | |
| _ | | | | Port J | Control regis | ter | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PJCR | bit Symbol | PJ7C | PJ6C | PJ5C | PJ4C | PJ3C | PJ2C | PJ1C | PJ0C | | | |
| (004EH) | Read/Write | | | | V | V | | | | | | |
| | After reset | | | | (|) | | | | | | |
| | | | | | | | | | | | | |
| | Port J Function register | | | | | | | | | | | |
| [| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PJFC | bit Symbol | PJ7F | PJ6F | PJ5F | PJ4F | PJ3F | PJ2F | PJ1F | PJ0F | | | |
| (004FH) | Read/Write | | | | V | V | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Function | | | | Refer to foll | owing table | | | | | | |
| | | | | Port J F | unction regis | ter 2 | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| PJFC2 | bit Symbol | PJ7F2 | PJ6F2 | PJ5F2 | PJ4F2 | | | | | | | |
| (004DH) | Read/Write | | V | V | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | | | | | | | |
| | Function | | Refer to foll | owing table | | | | | | | | |

Port J register

Port J function setting

| I | <pjx2></pjx2> | <pjxf></pjxf> | <pjxc></pjxc> | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 |
|---|---------------|---------------|---------------|-------------|-------------|-------------|-------------|--------------|-------------|-------------|--------------|
| I | 0 | 0 | 0 | Input port | Input port | Input port | Input port |
| | 0 | 0 | 1 | Output port | Output port | Output port | Output port |
| | 0 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| I | 0 | 1 | 1 | TB3OUT1 | TB3OUT0 | TB2OUT1 | TB2OUT0 | TB1OUT1 | TB1OUT0 | TB0OUT1 | TB0OUT0 |
| I | 1 | 0 | 0 | Reserved | Reserved | Reserved | Reserved | \backslash | \setminus | \setminus | \backslash |
| I | 1 | 0 | 1 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 1 | TB5OUT1 | TB5OUT0 | TB4OUT1 | TB4OUT0 | | | | |

Note) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Figure 3.5.38 Port K(PK0 to PK7)

| | | | | | • | | | | | | | | | |
|--------------------------|-------------|--------------------------|-------------------------|----------|---------------|-------------|------|------|------|--|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PK | bit Symbol | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | | | | | |
| (0050H) | Read/Write | | | | F | र | | | | | | | | |
| | After reset | | Data from external port | | | | | | | | | | | |
| Port K Function register | | | | | | | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PKFC | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | | |
| (0053H) | Read/Write | | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | Refer to following table | | | | | | | | | | | | |
| | | | | Port K F | unction regis | ter 2 | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| PKFC2 | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | | |
| (0051H) | Read/Write | | | | V | V | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | | | | Refer to foll | owing table | | | | | | | | |

Port K register

Port K function setting

| <pkxf2></pkxf2> | <pkxf></pkxf> | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 |
|-----------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 0 | 0 | Input port |
| 0 | 1 | TB3IN1 | TB3IN0 | TB2IN1 | TB2IN0 | TB1IN1 | TB1IN0 | TB0IN1 | TB0IN0 |
| 1 | 0 | Reserved |
| 1 | 1 | INTB | INTA | INT9 | INT8 | INT7 | INT6 | INT5 | INT4 |

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

Figure 3.5.39 Port K register

3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.40 Port L(PL0,PL4)







Figure 3.5.42 Port L(PL2)







Figure 3.5.44 Port L(PL5,PL6)



Figure 3.5.45 Port L(PL7)

| - | | | | | 0 | | | | | | | | |
|---------|-------------|--|-----|-----|-----|-----|-----|-----|-----|--|--|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PL | bit Symbol | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | | | | |
| (0054H) | Read/Write | | R/W | | | | | | | | | | |
| | After reset | Data from external port(Output latch register is set to "1") | | | | | | | | | | | |
| | | | | | | | | | | | | | |

Port L register

| | | | | Port L | Control regi | ster | | | | | | |
|-----------------|-------------|--------------------------|------|--------|--------------|------|------|------|------|--|--|--|
| PLCR (0056H) | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | bit Symbol | PL7C | PL6C | PL5C | PL4C | PL3C | PL2C | PL1C | PL0C | | | |
| | Read/Write | W | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | | Refer to following table | | | | | | | | | | |

| Port L Function register | |
|--------------------------|--|
|--------------------------|--|

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|------|--------------------------|------|------|------|------|------|------|--|--|--|--|--|
| PLFC | bit Symbol | PL7F | PL6F | PL5F | PL4F | PL3F | PL2F | PL1F | PL0F | | | | | |
| (0057H) | Read/Write | | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | |
| | Function | | Refer to following table | | | | | | | | | | | |

| | Port L Function register 2 | | | | | | | | | | | |
|------------------|----------------------------|---|--------------------------|-------|-------|-------|-------|-------|-------|--|--|--|
| PLFC2 (0055H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | bit Symbol | | PL6F2 | PL5F2 | PL4F2 | PL3F2 | PL2F2 | PL1F2 | PL0F2 | | | |
| | Read/Write | | | W | | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Function | | Refer to following table | | | | | | | | | |

| Port L fu | inction se | tting | | | | | | | | |
|-----------------|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|-------------|
| <plxf2></plxf2> | <plxf></plxf> | <plxc></plxc> | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 |
| 0 | 0 | 0 | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port |
| 0 | 1 | 0 | Reserved | Reserved |
| 0 | 1 | 1 | PG13 | PG12 | PG11 | PG10 | PG03 | PG02 | PG01 | PG00 |
| 1 | 0 | 0 | Ν | Reserved | Reserved | HSSI1 | Reserved | SCLK3/ CTS3 | Reserved | RXD3 |
| 1 | 0 | 1 | | HSCLK1 | HSSO1 | Reserved | Reserved | SCLK3 | TXD3 (O.D Dis) | Reserved |
| 1 | 1 | 0 | | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 1 | 1 | 1 | | Reserved | Reserved | Reserved | TA7OUT | Reserved | TXD3 (O.D Ena) | Reserved |

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

3.5.8 Port D(PD0 to PD5)

Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.27 Port D(PD0,PD3)







Figure 3.5.29 Port D(PD4)





| | | 1 | 0 | 5 | 4 | 3 | 2 | | 0 | | | | |
|---------|-------------|---|---|----------|---------------|---------------|----------------|------------------|------|--|--|--|--|
| PD | bit Symbol | | / | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | | | | |
| (0034H) | Read/Write | | | | | R | /W | | | | | | |
| | After reset | | | Da | ita from exte | rnal port(Out | put latch regi | ster is set to " | 1") | | | | |
| | | | | | | | | | | | | | |
| | | | | Port D C | Control regis | ter | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PDCR | bit Symbol | / | | PD5C | PD4C | PD3C | PD2C | PD1C | PD0C | | | | |
| (0036H) | Read/Write | | | | W | | | | | | | | |
| | After readt | | | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Aller Teset | | | | | Refer to fo | llowing table | | | | | | |
| | | | | | | | | | | | | | |
| | | | | Port D F | unction regi | stor | | | | | | | |
| 1 | ~ | | | FOILDT | | | | | | | | | |
| PDFC | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| (0037H) | bit Symbol | | | PD5F | PD4F | PD3F | PD2F | PD1F | PD0F | | | | |
| | Read/Write | | | | | | W | | | | | | |
| | After reset | | | 0 | 0 | 0 | 0 | 0 | 0 | | | | |

Port D register

Port D Function register 2

Refer to following table

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|---|---|-----------|---|---|---|---|
| | bit Symbol | | | | PD4F2 | | | | |
| PDFC2 | Read/Write | | | | W | | | | |
| (0035H) | After reset | | | | 0 | | | | |
| | | | | | Refer to | | | | |
| | Function | | | | following | | | | |
| | | | | | table | | | | |

Port D function setting

Function

| <pdxf2></pdxf2> | <pdxf></pdxf> | <pdxc></pdxc> | PD5 | PD4 | PD4 PD3 | | PD1 | PD0 |
|-----------------|---------------|---------------|--------------|---------------|-------------|-------------|-------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | SCLK2/ CTS2 | Reserved | RXD2 | Reserved | Reserved | HSSI0 |
| 0 | 1 | 1 | SCLK2 output | TXD2(O.D Dis) | Reserved | HSCLK0 | HSSO0 | Reserved |
| 1 | 0 | 0 | | Reserved | \searrow | \land | \searrow | \searrow |
| 1 | 0 | 1 | | Reserved | | | | |
| 1 | 1 | 0 | | Reserved | | | | |
| 1 | 1 | 1 | | TXD2(O.D Ena) | | | | |

Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



Figure 3.5.33 Port F(PF1,PF3,PF5)

| | | | | | 0 | | | | | | | | |
|---------|-------------|---|--------------------------|--------------------------|---------------|----------------|----------------|-------------|-----------|--|--|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PF | bit Symbol | | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | | | | |
| (003CH) | Read/Write | | | | | R/W | | | | | | | |
| | After reset | | | Data fron | n external po | rt(Output late | ch register is | set to "1") | | | | | |
| | | | | Port F | Control regis | ster | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PFCR | bit Symbol | | PF6C | PF5C | PF4C | PF3C | PF2C | PF1C | PF0C | | | | |
| (003EH) | Read/Write | | | - | | W | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | | | | Refer to following table | | | | | | | | | |
| | | | | Port F | Function regi | ster | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PFFC | bit Symbol | | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PF0F | | | | |
| (003FH) | Read/Write | | W | | | | | | | | | | |
| | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | | Refer to following table | | | | | | | | | | |
| - | | | | Port F F | unction regis | ster 2 | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PFFC2 | bit Symbol | / | PF6F2 | | PF4F2 | | PF2F2 | \square | PF0F2 | | | | |
| (003DH) | Read/Write | | W | | W | | W | | W | | | | |
| | After reset | | 0 | | 0 | | 0 | | 0 | | | | |
| | | | Refer to | | Refer to | | Refer to | | Refer to | | | | |
| | Function | | following | | following | | following | | following | | | | |
| | | | table | | table | | table | | table | | | | |

Port F register

Port F function setting

| <pfx2></pfx2> | <pfxf></pfxf> | <pfxc></pfxc> | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
|---------------|---------------|---------------|-------------|--------------|-------------|--------------|-------------|--------------|-------------|
| 0 | 0 | 0 | Input port | Input port | Input port | Input port | Input port | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port | Output port | Output port | Output port | Output port | Output port |
| 0 | 1 | 0 | TA6IN | Reserved | TA4IN | Reserved | TA2IN | Reserved | TA0IN |
| 0 | 1 | 1 | Reserved | TA5OUT | Reserved | TA3OUT | Reserved | TA1OUT | Reserved |
| 1 | 0 | 0 | Reserved | \backslash | Reserved | \backslash | Reserved | \backslash | Reserved |
| 1 | 0 | 1 | Reserved | | Reserved | | Reserved | | Reserved |
| 1 | 1 | 0 | INT3 | | INT2 | | INT1 | | INT0 |
| 1 | 1 | 1 | Reserved | | Reserved | | Reserved | | Reserved |

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

Note 2) TA0IN, TA2IN, TA4IN and TA6IN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register

3.5.10 Port J (PJ0 to PJ7)

Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.35 Port J(PJ0,PJ1,PJ2,PJ3)



Figure 3.5.36 Port J(PJ4,PJ5,PJ6,PJ7)

| _ | | | | | | | | | | | | | |
|---------|-------------|--------------------------|---------------|--------------|---------------|-----------------|----------------|------|------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PJ | bit Symbol | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 | | | | |
| (004CH) | Read/Write | | | | R/ | W | | | | | | | |
| | After reset | | Dat | a from exter | nal port(Outp | out latch regis | ster is set to | "1") | | | | | |
| _ | | | | Port J | Control regis | ter | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PJCR | bit Symbol | PJ7C | PJ6C | PJ5C | PJ4C | PJ3C | PJ2C | PJ1C | PJ0C | | | | |
| (004EH) | Read/Write | | | | V | V | | | | | | | |
| | After reset | | 0 | | | | | | | | | | |
| | | | | | Refer to foll | owing table | | | | | | | |
| | | | | Port J F | Function regi | ster | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PJFC | bit Symbol | PJ7F | PJ6F | PJ5F | PJ4F | PJ3F | PJ2F | PJ1F | PJ0F | | | | |
| (004FH) | Read/Write | | | | V | V | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | Refer to following table | | | | | | | | | | | |
| | | | | Port J F | unction regis | ter 2 | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PJFC2 | bit Symbol | PJ7F2 | PJ6F2 | PJ5F2 | PJ4F2 | | | | | | | | |
| (004DH) | Read/Write | | V | V | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | | | | | | | | |
| | Function | | Refer to foll | owing table | | | | | | | | | |

Port J register

Port J function setting

| I | <pjx2></pjx2> | <pjxf></pjxf> | <pjxc></pjxc> | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 |
|---|---------------|---------------|---------------|-------------|-------------|-------------|-------------|--------------|--------------|-------------|--------------|
| I | 0 | 0 | 0 | Input port | Input port | Input port | Input port |
| | 0 | 0 | 1 | Output port | Output port | Output port | Output port |
| | 0 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| I | 0 | 1 | 1 | TB3OUT1 | TB3OUT0 | TB2OUT1 | TB2OUT0 | TB1OUT1 | TB1OUT0 | TB0OUT1 | TB0OUT0 |
| I | 1 | 0 | 0 | Reserved | Reserved | Reserved | Reserved | \backslash | \backslash | \setminus | \backslash |
| I | 1 | 0 | 1 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 0 | Reserved | Reserved | Reserved | Reserved | | | | |
| I | 1 | 1 | 1 | TB5OUT1 | TB5OUT0 | TB4OUT1 | TB4OUT0 | | | | |

Note) Read-modify-write is prohibited for PJCR,PJFC and PJFC2.

Figure 3.5.37 Port J register

3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Figure 3.5.38 Port K(PK0 to PK7)

| | | | | | • | | | | | | | | |
|---------|----------------------------|--------------------------|--------------------------|------|---------------|--------------|------|------|------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PK | bit Symbol | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 | | | | |
| (0050H) | Read/Write | | | | F | र | | | | | | | |
| | After reset | | | | Data from e | xternal port | | | | | | | |
| | | | Port K Function register | | | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PKFC | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | |
| (0053H) | Read/Write | W | | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | Refer to following table | | | | | | | | | | | |
| | Port K Function register 2 | | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PKFC2 | bit Symbol | PK7F | PK6F | PK5F | PK4F | PK3F | PK2F | PK1F | PK0F | | | | |
| (0051H) | Read/Write | | | | V | V | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | | | | Refer to foll | owing table | | | | | | | |

Port K register

Port K function setting

| <pkxf2></pkxf2> | <pkxf></pkxf> | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 |
|-----------------|---------------|------------|------------|------------|------------|------------|------------|------------|------------|
| 0 | 0 | Input port |
| 0 | 1 | TB3IN1 | TB3IN0 | TB2IN1 | TB2IN0 | TB1IN1 | TB1IN0 | TB0IN1 | TB0IN0 |
| 1 | 0 | Reserved |
| 1 | 1 | INTB | INTA | INT9 | INT8 | INT7 | INT6 | INT5 | INT4 |

Note 1) Read-modify-write is prohibited for PKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT release for details.

Figure 3.5.39 Port K register

3.5.12 Port L (PL0 to PL7)

Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/CTS3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSO1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".



Figure 3.5.40 Port L(PL0,PL4)







Figure 3.5.42 Port L(PL2)







Figure 3.5.44 Port L(PL5,PL6)



Figure 3.5.45 Port L(PL7)

| - | | | | | 0 | | | | | | | | |
|---------|-------------|-----|-----|---------------|---------------|----------------|-------------------|--------|-----|--|--|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PL | bit Symbol | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | | | | |
| (0054H) | Read/Write | | R/W | | | | | | | | | | |
| | After reset | | Da | ata from exte | ernal port(Ou | utput latch re | egister is set to | o "1") | | | | | |
| | | | | | | | | | | | | | |

Port L register

| | | | | Port L | Control regi | ster | | | | |
|---------|-------------|------|--------------|--------|--------------|------|------|------|------|--|
| PLCR | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | bit Symbol | PL7C | PL6C | PL5C | PL4C | PL3C | PL2C | PL1C | PL0C | |
| (0056H) | Read/Write | W | | | | | | | | |
| | A (1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | After reset | | ollowing tab | le | | | | | | |

| Port L Function register | |
|--------------------------|--|
|--------------------------|--|

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|-------------|------|------|------|------------|--------------|------|------|------|--|--|--|--|
| PLFC | bit Symbol | PL7F | PL6F | PL5F | PL4F | PL3F | PL2F | PL1F | PL0F | | | | |
| (0057H) | Read/Write | | W | | | | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | | | | Refer to f | ollowing tab | le | | | | | | |

| | Port L Function register 2 | | | | | | | | | | | |
|---------|----------------------------|---|-------|--------------------------|-------|-------|-------|-------|-------|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| | bit Symbol | | PL6F2 | PL5F2 | PL4F2 | PL3F2 | PL2F2 | PL1F2 | PL0F2 | | | |
| (0055H) | Read/Write | | | | | W | | | | | | |
| , , | After reset | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Function | | | Refer to following table | | | | | | | | |

| Port L fu | inction se | tting | | | | | | | | |
|-----------------|---------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------|-------------|
| <plxf2></plxf2> | <plxf></plxf> | <plxc></plxc> | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 |
| 0 | 0 | 0 | Input port | Input port |
| 0 | 0 | 1 | Output port | Output port |
| 0 | 1 | 0 | Reserved | Reserved |
| 0 | 1 | 1 | PG13 | PG12 | PG11 | PG10 | PG03 | PG02 | PG01 | PG00 |
| 1 | 0 | 0 | Ν | Reserved | Reserved | HSSI1 | Reserved | SCLK3/ CTS3 | Reserved | RXD3 |
| 1 | 0 | 1 | | HSCLK1 | HSSO1 | Reserved | Reserved | SCLK3 | TXD3 (O.D Dis) | Reserved |
| 1 | 1 | 0 | | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| 1 | 1 | 1 | | Reserved | Reserved | Reserved | TA7OUT | Reserved | TXD3 (O.D Ena) | Reserved |

Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PL1 does not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

3.5.13 Port M (PM0 to PM7)

Port M are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN0 to AN7)
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PMFC and KIEN register. PMFC is set in "1", is reset KIEN in "0" by the reset operation, and all bits become analog inputs.



Figure 3.5.47 Port M(PM0 to PM7)

KICR

(009FH)

0

KI0EDGE

0 KI0 edge

0: Rising

1: Falling

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|--|---|------------|------------|------------|------------|------------|------------|------------|--|--|--|--|
| PM | bit Symbol | PM7 | PM6 | PM5 | PM4 | PM3 | PM2 | PM1 | PM0 | | | | |
| (0058H) | Read/Write | R | | | | | | | | | | | |
| | After reset | Data from external port | | | | | | | | | | | |
| | Note) The input channel selection of the A/D converter is set by A/D converter mode register ADMOD1. | | | | | | | | | | | | |
| | Port M Function register | | | | | | | | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PMFC | bit Symbol | PM7F | PM6F | PM5F | PM4F | PM3F | PM2F | PM1F | PM0F | | | | |
| (005BH) | Read/Write | W | | | | | | | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | | | |
| | | 0: Input port/Key input 1: Analog input | | | | | | | | | | | |
| | Key input Enable register | | | | | | | | | | | | |
| | \sim | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| KIEN | bit Symbol | KI7EN | KI6EN | KI5EN | KI4EN | KI3EN | KI2EN | KI1EN | KIOEN | | | | |
| (009EH) | Read/Write | | - | | V | V | • | • | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | | KI7 input | KI6 input | KI5 input | KI4 input | KI3 input | KI2 input | KI1 input | KI0 input | | | | |
| | | 0: Disable | 0: Disable | 0: Disable | 0: Disable | 0: Disable | 0: Disable | 0: Disable | 0: Disable | | | | |
| | | 1: Enable | 1: Enable | 1: Enable | 1: Enable | 1: Enable | 1: Enable | 1: Enable | 1: Enable | | | | |
| | | | | | | | | | | | | | |

Port M register

Key input Control register 7 6 5 3 2 1 4 bit Symbol KI7EDGE KI6EDGE KI5EDGE KI4EDGE **KI3EDGE** KI2EDGE KI1EDGE Read/Write W

After reset 0 0 0 0 0 0 0 KI7 edge KI6 edge KI5 edge KI4 edge KI3 edge KI2 edge KI1 edge 0: Rising 1: Falling 1: Falling 1: Falling 1: Falling 1: Falling 1: Falling 1: Falling

Note) Read-modify-write is prohibited for PMFC, KIEN and KICR.

Figure 3.5.48 Port M register

3.5.14 Port N(PN0 to PN3)

Port N are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN8 to AN10, AN11/ $\overline{\mathrm{ADTRG}}$)
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PNFC and KIEN register. PNFC is set in "1" by the reset operation, and all bits become analog inputs.



Figure 3.5.49 Port N(PN0 to PN3)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------------|---|---|---|---|---|-------------------------------|------|------|------|--|--|--|--|
| PN (005CH) | bit Symbol | | | | | PN3 | PN2 | PN1 | PN0 | | | | |
| | Read/Write | | | | | R | | | | | | | |
| | After reset | | | | | Data from external port | | | | | | | |
| | Note) The input channel selection of the A/D converter is set by A/D converter mode register ADMOD1. Moreover, the setting of AD trigger (ADTRG) input permission is set by ADMOD2 <adtrge>. Port N Function register</adtrge> | | | | | | | | | | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PNFC | bit Symbol | | | | | PN3F | PN2F | PN1F | PN0F | | | | |
| (005FH) | Read/Write | | | | | W | | | | | | | |
| | After reset | | | | | 1 | 1 | 1 | 1 | | | | |
| | | | | | | 0: Input port 1: Analog input | | | | | | | |

Port N register

Note) Read-modify-write is prohibited for PNFC.

Figure 3.5.50 Port N register

3.6 Memory Controller

3.6.1 Functions

 $\rm TMP92CM27$ has a memory controller with a variable 6-block address area that controls as follows.

(1) 6-block address area support

Specifies a start address and a block size for 6-block address area (block 0 to 5).

- SRAM or ROM : All CS blocks (CS0 to CS5) are supported.
- SDRAM : Only CS3 blocks are supported.
- Page ROM : Only CS2 blocks are supported.
- (2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.

(3) Data bus width selection

Whether 8 bits, 16 bits is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and \overline{WAIT} input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in 6 mode mentioned below.

0 waits, 1 wait, 2 waits, 3 waits, 4 waits N waits (controls with WAIT pin)

3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the after reset release state and necessary settings.

(1) Control register

The control registers of the memory controller are follows and Table 3.6.1 and Table 3.6.2.

- Control register: BnCSH/BnCSL (n = 0 to 5, EX) Sets the basic functions of the memory controller; the memory type that is connected, the number of waits which is read and written.
- Memory start address register: MSARn (n = 0 to 5) Sets a start address in the selected address areas.
- Memory address mask register: MAMR (n = 0 to 5) Sets a block size in the selected address areas.
- Page ROM control register: PMEMCR Sets method of accessing page ROM.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------------------|-------------|-------|-----------|-----------|-------|--------------------|-------|------------------|--------|--|--|
| B0CSL | Bit symbol | / | B0WW2 | B0WW1 | B0WW0 | / | B0WR2 | B0WR1 | B0WR0 | | |
| (0140H) | Read/Write | | | W | | | | W | | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | | |
| B0CSH | Bit symbol | B0E | _ | _ | B0REC | B0OM1 | B0OM0 | B0BUS1 | B0BUS0 | | |
| (0141H) | Read/Write | W | | | | | | | | | |
| | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 | | |
| MAMR0 | Bit symbol | M0V20 | M0V19 | M0V18 | M0V17 | M0V16 | M0V15 | M0V14 to | M0V8 | | |
| (0142H) | | | | | | | | M0V9 | | | |
| | Read/Write | | | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| MSAR0 (0143H) | Bit symbol | M0S23 | M0S22 | M0S21 | M0S20 | M0S19 | M0S18 | M0S17 | M0S16 | | |
| (014311) | Read/Write | | | | R/ | W | | | | | |
| D 4 0 0 1 | After reset | | 1 | 1 | 1 | $\overline{)}^{1}$ | 1 | 1 | 1 | | |
| B1CSL (0144H) | Bit symbol | | B1WW2 | B1WW1 | B1WW0 | | B1WR2 | B1WR1 | B1WR0 | | |
| (014411) | Read/Write | | 0 | VV | 0 | | 0 | VV 1 | 0 | | |
| D 4 0 0 1 1 | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | | |
| B1CSH (0145H) | Bit symbol | B1E | - | - | BIREC | B10M1 | B10M0 | B1BUS1 | B1BUS0 | | |
| (014011) | Read/Write | 0 | 0 (11-1-) | 0 (1)=1=) | V | V | 0 | 0 | 0 | | |
| | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 | | |
| MAMR1 (0146H) | Bit symbol | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | M1V15 to M1V9 | M1V8 | | |
| | Read/Write | | | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| MSAR1 | Bit symbol | M1S23 | M1S22 | M1S21 | M1S20 | M1S19 | M1S18 | M1S17 | M1S16 | | |
| (0147H) | Read/Write | R/W | | | | | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| B2CSL | Bit symbol | | B2WW2 | B2WW1 | B2WW0 | | B2WR2 | B2WR1 | B2WR0 | | |
| (0148H) | Read/Write | | | W | | / | | W | | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | | |
| B2CSH | Bit symbol | B2E | B2M | _ | B2REC | B2OM1 | B2OM0 | B2BUS1 | B2BUS0 | | |
| (0149H) | Read/Write | | | | V | V | | | | | |
| | After reset | 1 | 0 | 0 (Note) | 0 | 0 | 0 | 0 | 0 | | |
| MAMR2 | Bit symbol | M2V22 | M2V21 | M2V20 | M2V19 | M2V18 | M2V17 | M2V16 | M2V15 | | |
| (014AH) | Read/Write | | | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| MSAR2 | Bit symbol | M2S23 | M2S22 | M2S21 | M2S20 | M2S19 | M2S18 | M2S17 | M2S16 | | |
| (014BH) | Read/Write | | | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| B3CSL | Bit symbol | | B3WW2 | B3WW1 | B3WW0 | | B3WR2 | B3WR1 | B3WR0 | | |
| (014CH) | Read/Write | | | W | | | | W | | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | | |
| B3CSH | Bit symbol | B3E | - | - | B3REC | B3OM1 | B3OM0 | B3BUS1 | B3BUS0 | | |
| (014DH) | Read/Write | | | | ۷ | V | | | | | |
| | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 | | |
| MAMR3 | Bit symbol | M3V22 | M3V21 | M3V20 | M3V19 | M3V18 | M3V17 | M3V16 | M3V15 | | |
| (014EH) | Read/Write | | | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |
| MSAR3 | Bit symbol | M3S23 | M3S22 | M3S21 | M3S20 | M3S19 | M3S18 | M3S17 | M3S16 | | |
| (U14FH) | Read/Write | | 1 | | R/ | W | | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | | |

Table 3.6.1 Control Register

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL and BnCSH (n = 0 to 3) registers.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-------------|-------|----------|----------|--------|--------|--------|---------|---------|--|
| B4CSL | Bit symbol | / | B4WW2 | B4WW1 | B4WW0 | | B4WR2 | B4WR1 | B4WR0 | |
| (0150H) | Read/Write | | | W | | | | W | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| B4CSH | Bit symbol | B4E | B4M | - | B4REC | B4OM1 | B4OM0 | B4BUS1 | B4BUS0 | |
| (0151H) | Read/Write | | | | V | V | | | | |
| | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 | |
| MAMR4 | Bit symbol | M4V22 | M4V21 | M4V20 | M4V19 | M4V18 | M4V17 | M4V16 | M4V15 | |
| (0152H) | Read/Write | | | | R/ | W | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| MSAR4 | Bit symbol | M4S23 | M4S22 | M4S21 | M4S20 | M4S19 | M4S18 | M4S17 | M4S16 | |
| (0153H) | Read/Write | | | | R/ | W | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| B5CSL | Bit symbol | | B5WW2 | B5WW1 | B5WW0 | | B5WR2 | B5WR1 | B5WR0 | |
| (0154H) | Read/Write | | | W | | | | W | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| B5CSH | Bit symbol | B5E | - | _ | B5REC | B5OM1 | B5OM0 | B5BUS1 | B5BUS0 | |
| (0155H) | Read/Write | W | | | | | | | | |
| | After reset | 0 | 0 (Note) | 0 (Note) | 0 | 0 | 0 | 0 | 0 | |
| MAMR5 | Bit symbol | M5V22 | M5V21 | M5V20 | M5V19 | M5V18 | M5V17 | M5V16 | M5V15 | |
| (0156H) | Read/Write | | | | R/ | W | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| MSAR5 | Bit symbol | M5S23 | M5S22 | M5S21 | M5S20 | M5S19 | M5S18 | M5S17 | M5S16 | |
| (0157H) | Read/Write | | | | R/ | W | | | | |
| | After reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |
| BEXCSH | Bit symbol | / | | | | BEXOM1 | BEXOM0 | BEXBUS1 | BEXBUS0 | |
| (0159H) | Read/Write | / | | | | | V | V | | |
| | After reset | | | | | 0 | 0 | 0 | 0 | |
| BEXCSL | Bit symbol | | BEXWW2 | BEXWW1 | BEXWW0 | | BEXWR2 | BEXWR1 | BEXWR0 | |
| (0158H) | Read/Write | | | W | | | | | | |
| | After reset | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| PMEMCR | Bit symbol | | | | OPGE | OPWR1 | OPWR0 | PR1 | PR0 | |
| (0166H) | Read/Write | | | | | | R/W | | | |
| | After reset | | | | 0 | 0 | 0 | 1 | 0 | |

| Table | 362 | Control | Register |
|-------|-------|---------|----------|
| Iabic | J.U.Z | CONTROL | register |

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL, BnCSH(n = 4 to 5), BEXCSH and BEXCSL registers.

(2) Operation after reset release

The start data bus width is determined depending on state of AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows

| AM1 | AM0 | Start Mode |
|-----|-----|-----------------------------------|
| 0 | 0 | Don't use this setting |
| 0 | 1 | Start with 16-bit data bus (Note) |
| 1 | 0 | Start with 8-bit data bus (Note) |
| 1 | 1 | Don't use this setting |

Note: A memory to be used as starting after reset is either NOR flash, masked ROM. SDRAM can't be used.

AM1/AM0 pins are valid only just after release reset. In the other cases, the data bus width is the value which is set to the control register <BnBUS1:0>.

By reset, only control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E> is set to "1" by reset).

The data bus width which is specified by AM1/AM0 pins are loaded to the bit for specification the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000H to FFFFFFH address by reset (B2CSH<B2M> is reset to "0").

After release reset, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). Then the control register (BnCSH/L) is set.

Set the enable bit (BnCSH<BnE>) of the control register to "1" for enable the setting.

3.6.3 Basic Functions and Register Setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Memory start address register setting

The MS23 to 16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000H.

Therefore the start addresses of the block address area are set to addresses 000000H to FF0000H every 64 Kbytes.

(ii) Memory address mask registers setting

The memory address mask register sets whether an address bit is compared or not. In register setting, "0" is "compare", or "1" is "not compare".

The address bits that can set depend on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 5: A22 to A15

The upper bits are always compared. The block address area size is determined by the compared result.

| Size (bytes) CS area | 256 | 512 | 32 K | 64 K | 128 K | 256 K | 512 K | 1 M | 2 M | 4 M | 8 M |
|-------------------------|-----|-----|------|------|-------|-------|-------|-----|-----|-----|-----|
| CS0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| CS1 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CS2 to CS5 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The size to be set depending on the block address area is as follows.

Note: After release reset, only the control register of the block address area 2 is valid. The control register of the block address area 2 has <B2M> bit. If <B2M> bit set to "0", the block address area 2 is set to addresses 000000H to FFFFFH. (After release reset state is this state). If <B2M> bit set to "1", the start address and the address area size is set, as in the other block address area.
(iii) Example of register setting

To set the block address area 512bytes from address 110000H, set the register as follows.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|-------|
| Bit symbol | M1S23 | M1S22 | M1S21 | M1S20 | M1S19 | M1S18 | M1S17 | M1S16 |
| Specified value | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

MSAR1 Register

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are set to "0". Therefore if MSAR1 is set to above values, the start address of the block address area is set to address 110000H.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|-------|-------|-------|-------|-------|-------|---------------|------|
| Bit symbol | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | M1V15 to M1V9 | M1V8 |
| Specified value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

MAMR1 Register

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 set whether address A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", or "1" is "not compare". M1V15 to M1V9 bits set whether address A15 to A9 are compared or not with 1 bit. A23 and A22 are always compared.

If it set to like an above setting, A23 to A9 is compared with the value that is set as the start addresses. Therefore 512 bytes (addresses 110000H to 1101FFH) are set as the block address area 1, and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".

The other block address area sizes are specified like this.

A23 and A22 are always compared in the block address area 0. Whether A20 to A8 are compared or not is set to register.

Similarly, A23 is always compared in block address areas 2 to 5. Whether A22 to A15 are compared or not is set to register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3 > 4 > 5

Note 2: If address area that is set in $\overline{CS0}$ to $\overline{CS5}$ was accessed, area is regarded as \overline{CSEX} area. Therfore, wait number and data bus width controls becomes setting of \overline{CSEX} (BEXCSH, BEXCSL register).

(2) Connection memory specification

Setting the <BnOM1:0> bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.

| <bnom1></bnom1> | <bnom0></bnom0> | Function |
|-----------------|-----------------|--------------------|
| 0 | 0 | SRAM/ROM (Default) |
| 0 | 1 | (Reserved) |
| 1 | 0 | (Reserved) |
| 1 | 1 | SDRAM |

<BnOM1:0> Bit (BnCSH Register)

Note 1: SDRAM should be set to block either 3.

(3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register (BnCSH)<BnBUS1:0> as follows.

| BnBUS 1 | BnBUS 0 | Function |
|---------|---------|--------------------------|
| 0 | 0 | 8-bit bus mode (Default) |
| 0 | 1 | 16-bit bus mode |
| 1 | 0 | Don't use this setting |
| 1 | 1 | Don't use this setting |

<BnBUS1:0> bit (BnCSH Register)

Note: SDRAM should be set to either "01" (16-bit bus).

This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". Part which data is outputted is changed by changing data size, bus width and start address.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive address, do not execute a access to both memories with one command.

| Operand Data | Operand Start | Memory Data Size | CDUAddroos | CPU Data | |
|--------------|---------------|------------------|--------------------------------|--------------------|------------------------------|
| Size (bit) | Address | (bit) | CPU Address | D15 to D8 | D7 to D0 |
| | 4n + 0 | 8/16 | 4n + 0 | XXXXX | b7 to b0 |
| Ť | 4n + 1 | 8 | 4n + 1 | XXXXX | b7 to b0 |
| 8 | 4n + 2 | 8/16 | 4n + 2 | XXXXX | b7 to b0 |
| 1 | 4n + 3 | 8 | 4n + 3 | XXXXX | b7 to b0 |
| | - | 16 | 4n + 3 | b7 to b0 | XXXXX |
| | 4n + 0 | 8 | (1) 4n + 0 | XXXXX | b7 to b0 |
| | | | (2) 4n + 1 | XXXXX | b15 to b8 |
| | | 16 | 4n + 0 | b15 to b8 | b7 to b0 |
| | 4n + 1 | 8 | (1) 4n + 1 | XXXXX | b7 to b0 |
| | | | (2) 4n + 2 | XXXXX | b15 to b8 |
| | | 16 | (1) 4n + 1 | b7 to b0 | XXXXX |
| 16 | | 0 | (2) 4n + 2 | XXXXX | b15 to b8 |
| | 4n + 2 | 8 | (1) 4n + 2 (2) $4n + 4$ | XXXXX | D/ tO DU |
| | | 16 | (2) 4n + 1 | XXXXX h15 to h9 | b15 t0 b8 |
| - | 40 + 2 | 8 | 411 + 2 (1) $4n + 3$ | | b7 to b0 |
| | 411 + 3 | 0 | (1) 4n + 3 (2) 4n + 4 | ~~~~ | b15 to b8 |
| | | 16 | (2) + 11 + 4 (1) 4n + 3 | b7 to b0 | 22222 |
| | | 10 | (1) + 1 + 0 (2) 4n + 4 | xxxxx | b15 to b8 |
| | 4n ⊥ 0 | 8 | (1) 4n + 0 | xxxxx | b7 to b0 |
| | | Ū | (2) 4n + 1 | XXXXX | b15 to b8 |
| | | | (3) 4n + 2 | xxxxx | b23 to b16 |
| | | | (4) 4n + 3 | xxxxx | b31 to b24 |
| | | 16 | (1) 4n + 0 | b15 to b8 | b7 to b0 |
| | | | (2) 4n + 2 | b31 to b24 | b23 to b16 |
| | 4n + 1 | 8 | (1) 4n + 0 | XXXXX | b7 to b0 |
| | | | (2) 4n + 1 | XXXXX | b15 to b8 |
| | | | (3) 4n + 2 | XXXXX | b23 to b16 |
| | | | (4) 4n + 3 | XXXXX | b31 to b24 |
| | | 16 | (1) 4n + 1 | b7 to b0 | XXXXX |
| | | | (2) 4n + 2 | b23 to b16 | b15 to b8 |
| 32 | | | (3) 4n + 4 | XXXXX | b31 to b24 |
| - | 4n + 2 | 8 | (1) 4n + 2 | XXXXX | b7 to b0 |
| | | | (2) 4n + 3 | XXXXX | b15 to b8 |
| | | | (3) 4n + 4 | XXXXX | b23 to b16 |
| | | | (4) 4n + 5 | XXXXX | b31 to b24 |
| | | 16 | (1) 4n + 2 | b15 to b8 | b7 to b0 |
| - | | | (2) 4n + 4 | b31 to b24 | b23 to b16 |
| | 4n + 3 | ŏ | (1) 4n + 3 (2) 4n + 4 | XXXXX | D/ 10 DU |
| | | | (2) 411 + 4 (2) 4p + F | XXXXX | b10 10 00 b22 to b16 |
| | | | (3) 411 + 3 (4) 4n + 6 | | $b_{23} t_{0} b_{10} b_{10}$ |
| | | 16 | (4) 411 + 0 (1) $4n + 2$ | h7 to b0 | VVVVV |
| | | 10 | (1) + 11 + 3 (2) $4n \pm 4$ | h23 to h16 | h15 to h8 |
| | | | (2) + 1 + 4 (3) 4n + 6 | XXXXX | b31 to b24 |

xxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non to active.

(4) Wait control

The external bus cycle completes a wait of two states at least (100 ns at $f_{SYS} = 20$ MHz).

Setting the $\langle BnWW2:0 \rangle$ and $\langle BnWR2:0 \rangle$ of BnCSL specifies the number of waits in the read cycle and the write cycle. $\langle BnWW2:0 \rangle$ is set with the same method as $\langle BnWR2:0 \rangle$.

| <bnww2> <bnwr2></bnwr2></bnww2> | <bnww1> <bnwr1></bnwr1></bnww1> | <bnww0> <bnwr0></bnwr0></bnww0> | Function | | |
|-------------------------------------|-------------------------------------|-------------------------------------|---|--|--|
| 0 | 0 | 1 | 2 states (0 waits) access fixed mode | | |
| 0 | 1 | 0 | 3 states (1 wait) access fixed mode (Default) | | |
| 1 | 0 | 1 | 4 states (2 waits) access fixed mode | | |
| 1 | 1 | 0 | 5 states (3 waits) access fixed mode | | |
| 1 | 1 | 1 | 6 states (4 waits) access fixed mode | | |
| 0 | 1 | 1 | WAIT pin input mode | | |
| | Others | | (Reserved) | | |

<BnWW>/<BnWR> (BnCSL Register)

Note 1: For SDRAM, above setting is invalid. So, refer 3.13 SDRAM controller.

(i) Waits number fixed mode

The bus cycle is completed with the states which is set. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

(ii) \overline{WAIT} pin input mode

This mode samples the $\overline{\text{WAIT}}$ input pins. And this mode inserts wait continuously in during signal is actived. The bus cycle is minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at 2 states. The bus cycle continue with that is extended if the wait signal is active at 2 states and more.

(5) Recovery (Data hold) cycle control

Some memory is defined an AC specification about data hold time by \overline{CE} or \overline{OE} for read cycle. Therefore, a data confliction problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC>.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.

| <e< th=""><th>3nREC></th><th>(E</th><th>3n</th><th>CSF</th><th>11</th><th>re</th><th>gis</th><th>ste</th><th>r)</th><th></th></e<> | 3nREC> | (E | 3n | CSF | 11 | re | gis | ste | r) | |
|---|--------|----|----|-----|----|----|-----|-----|----|--|
| | | | | | | | | | | |
| | | | | | | | | | | |

| 0 | No dummy cycle is inserted (Default). |
|---|---------------------------------------|
| 1 | Dummy cycle is inserted. |

• When no inserting a dummy cycle (0 waits)



• When inserting a dummy cycle (0 waits)



- (6) Basic bus timing
 - (a) External read/write cycle (0 waits)



(b) External read/write cycle (1 wait)





(c) External read/write cycle (0 waits at WAIT pin input mode)

(d) External read/write cycle (n waits at \overline{WAIT} pin input mode)







(7) Connecting external memory

Figure 3.6.1 shows an example of method of connecting external 16-bit SRAM and 16-bit NOR flash to the TMP92CM27.



Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection

3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

TMP92CM27 supports ROM access of the page mode. The ROM access of the page mode is specified only in the block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> of the PMEMCR register.

| <opwr1></opwr1> | <opwr0></opwr0> | Number of Cycle in a Page |
|-----------------|-----------------|--------------------------------|
| 0 | 0 | 1 state (n-1-1-1 mode) (n ≥ 2) |
| 0 | 1 | 2 state (n-2-2-2 mode) (n ≥ 3) |
| 1 | 0 | 3 state (n-3-3-3 mode) (n ≥ 4) |
| 1 | 1 | (Reserved) |

<OPWR1:0> (PMEMCR register)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set to the <PR1:0> of the PMEMCR register. When data is read out until a border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

| <pr1></pr1> | <pr0></pr0> | ROM Page Size | | | |
|-------------|-------------|--------------------|--|--|--|
| 0 | 0 | 64 bytes | | | |
| 0 | 1 | 32 bytes | | | |
| 1 | 0 | 16 bytes (Default) | | | |
| 1 | 1 | 8 bytes | | | |

<PR1:0> Bit (PMEMCR register)

For the signal timing pulse, see ROM read cycle in section 4.3.2.

3.6.5 Cautions

(1) Note the timing between $\overline{\text{CS}}$ and $\overline{\text{RD}}$

If the parasitic capacitance of the $\overline{\text{RD}}$ (Read signal) is greater than that of the $\overline{\text{CS}}$ (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.6.2.



Figure 3.6.2 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which users JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.6.3, an unintended read cycle like the one shown in (b) may occur.



Figure 3.6.3 NOR Flash Toggle Bit Read Cycle

When the toggle bit reverse with this unexpected read cycle, CPU always reads same value of the toggle bit, and cannot read the toggle bit correctly. To avoid this phenomenon, the data polling function control is recommended.

(2) The cautions at the time of the functional change of a $\overline{\text{CSn}}$.

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.





The measure by software

The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. Prohibition of use of an NMI function
- 2. The ban on interruption under functional change (DI command)
- A dummy command is added in order to carry out continuous internal access. (Access to a functional change register is corresponded by 16-bit command. (LDW command))



3.7 8-Bit Timers (TMRA)

The TMP92CM27 features 8 built-in 8-bit timers.

These timers are paired into four modules: TMRA01, TMRA23, TMRA45 and TMRA67. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.4 show block diagrams for TMRA01, TMRA23, TMRA45 and TMRA67.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five-byte controls SFR (Special-function registers).

Each of the four modules (TMRA01, TMRA23, TMRA45 and TMRA67) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (Programmable pulse generation) output mode
 - (4) 8-bit PWM (Pulse width modulation) output mode
 - (5) Mode settings

| Specifica | Module | TMRA01 | TMRA23 | TMRA45 | TMRA67 |
|-----------|-------------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| External | Input pin for external clock | TA0IN (Shared with PF0) | TA2IN (Shared with PF2) | TA4IN (Shared with PF4) | TA6IN (Shared with PF6) |
| pin | Output pin for timer flip-flop | TA1OUT (Shared with PF1) | TA3OUT (Shared with PF3) | TA5OUT (Shared with PF5) | TA7OUT (Shared with PL3) |
| | Timer RUN register | TA01RUN (1100H) | TA23RUN (1108H) | TA45RUN (1110H) | TA67RUN (1118H) |
| SFR | Timer register | TA0REG (1102H) TA1REG (1103H) | TA2REG (110AH) TA3REG (110BH) | TA4REG (1112H) TA5REG (1113H) | TA6REG (111AH) TA7REG (111BH) |
| (Address) | Timer mode register | TA01MOD(1104H) | TA23MOD(110CH) | TA45MOD(1114H) | TA67MOD(111CH) |
| | Timer flip-flop control register | TA1FFCR(1105H) | TA3FFCR(110DH) | TA5FFCR(1115H) | TA7FFCR(111DH) |

Table 3.7.1 Registers and Pins for Each Module

3.7.1 Block Diagrams



Figure 3.7.1 TMRA01 Block Diagram



Figure 3.7.2 TMRA23 Block Diagram



Figure 3.7.3 TMRA45 Block Diagram



Figure 3.7.4 TMRA67 Block Diagram

at fc-40 MHz

3.7.2 Operation of Each Circuit

(1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The prescaler's operation can be controlled using TA01RUN <TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

| System clock selection <sysck></sysck> | Gear Value | Cycle | | | | | | |
|--|---------------------|-----------------------------|------------------------------|-------------------------------|--------------------------------|--|--|--|
| | <gear2:0></gear2:0> | φT1 | φΤ4 | φT16 | φT256 | | | |
| | 000 (fc) | 2 ³ /fc (0.2 μs) | 2 ⁵ /fc (0.8 μs) | 2 ⁷ /fc (3.2 μs) | 2 ¹¹ /fc (51.2 μs) | | | |
| | 001 (fc/2) | 2 ⁴ /fc (0.4 μs) | 2 ⁶ /fc (1.6 μs) | 2 ⁸ /fc (6.4 μs) | 2 ¹² /fc (102.4 μs) | | | |
| 0(fc) | 010 (fc/4) | 2 ⁵ /fc (0.8 μs) | 2 ⁷ /fc (3.2 μs) | 2 ⁹ /fc (12.8 μs) | 2 ¹³ /fc (204.8 μs) | | | |
| | 011 (fc/8) | 2 ⁶ /fc (1.6 μs) | 2 ⁸ /fc (6.4 μs) | 2 ¹⁰ /fc (25.6 μs) | 2 ¹⁴ /fc (409.6 μs) | | | |
| | 100 (fc/16) | 2 ⁷ /fc (3.2 μs) | 2 ⁹ /fc (12.8 μs) | 2 ¹¹ /fc (51.2 μs) | 2 ¹⁵ /fc (819.2 μs) | | | |

Table 3.7.2 Prescaler Output Clock Resolution

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks ϕ T1, ϕ T4, or ϕ T16. The clock setting is specified by the value set in TA01MOD <TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks ϕ T1, ϕ T16, or ϕ T256, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset releases both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer0.

The setting of the bit TA01RUN <TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer0 to the timer register0 when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register0, set <TA0RDE> to "1", and write the following data to the register buffer0 3.7.5 show the configuration of TA0REG.



Figure 3.7.5 Timer Register A0 (TA0REG)

Note: The same memory address is allocated to TA0REG and the register buffer0. When <TA0RDE> = "0", the same value is written to the register buffer0 and TA0REG, when <TA0RDE> = 1, only the register buffer0 is written to.

The address of each timer register is as follows. TAOREG: 001102H TA1REG: 001103H TA2REG: 00110AH TA3REG: 00110BH TA4REG: 001112H TA5REG: 001113H TA6REG: 00111AH TA7REG: 00111BH All these registers are write-only and cannot be read. (4) Comparator (CP0, CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to 0 and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

Note) The timer causes the overflow when the value below the improvement counter value is written in the timer register while the timer is working, and the generation of interrupt by the expected value is not obtained.

(It is possible to operate normally if the changed set value is more than the improvement counter value.)

Moreover, the Compear circuit doesn't operate in writing only 8-bit subordinate position bits when operating in 16-bit mode.

Therefore, please write it in 16-bit in order in 8-bit subordinate position bits and 8-bit high rank bits.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR <TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to "0". Programming "01" or "10" to TA1FFCR <TA1FFC1:0> sets TA1FF to 0 or 1. Programming "00" to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (which can also be used as PF1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port F function register PFCR and PFFC.

Inversion of TA1FF by each mode

8-bit timer mode : Agreement of UC0 and TA0REG or agreements of UC1 and TA1REG.
16-bit timer mode: Agreement of UC0 and TA0REG and agreements of UC1 and TA1REG.
8-bit PWM mode : Agreement of overflow or UC0 and TA0REG.

8-bit PPG mode : Agreement of UC0 and TA0REG or agreements of UC0 and TA1REG. Note) When the change request by inversion and the register setting with the timer is done at the same time, it is necessary to note it because it becomes the following operation by the state at that time.

- When inversion by the timer and inversion by register setup occur simultaneously.
 → Only once inversion.
- When inversion by the timer and "1" set by register setup occur simultaneously. \rightarrow Set to "1".
- When inversion by the timer and "0" clear by register setup occur simultaneously.
 → Clear to "0".

3.7.3 SFRs

| | | | | | | | 0 | | | | |
|--------------------|-------------|-------------------------|--------|-----------------|---|----------|------------------|--|--------|--------------|--|
| | | 7 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| TA01RUN (1100H) | Bit symbol | TA0RDE | | | | | I2TA01 | TA01PRUN | TA1RUN | I TAORUN | |
| | Read/Write | R/V | V | | | | R/W | | | | |
| | After reset | 0 | | | | | 0 | 0 | 0 | 0 | |
| | Function | Double buffer | | | | | IDLE2 0: Stop | TMRA01 prescaler | UC1 | UC0 | |
| | | 0: Disable 1: Enable | | | | | 1: Operate | 0: Stop and clear 1: Run (Count up) | | | |
| | | TAOREG | G dout | ble buffer cont | | →Count c | | | ration | | |
| 0 Disable | | | | | | | | | 0 St | op and clear | |
| | | 1 | Enabl | е | | | | | 1 Co | Count | |

TMRA01 Run Register

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.

7 3 2 1 6 5 0 4 TA23RUN (1108H) TA2RDE I2TA23 TA23PRUN **TA3RUN** TA2RUN Bit symbol Read/Write R/W R/W After reset 0 0 0 0 0 Function IDLE2 TMRA23 Double UC3 UC2 prescaler buffer 0: Stop 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count up) TA2REG double buffer control →Count operation Disable 0 0 Stop and clear Enable Count 1 1

TMRA23 Run Register

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.66666666 8-bit timer register(TA01RUN,TA23RUN)

| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|------------------------------|-------------|----------------------|---------|---|---|------------------|--|--------|--------|--|
| TA45RUN | Bit symbol | TA4RD | DE | | / | I2TA45 | TA45PRUN | TA5RUN | TA4RUN | |
| (1110H) | Read/Write | R/W | | | | | R/W | | | |
| | After reset | 0 | | | | 0 | 0 | 0 | 0 | |
| | Function | Double buffer | | | | IDLE2 0: Stop | TMRA45 prescaler | UC5 | UC4 | |
| | | 0: Disab 1: Enabl | le e | | | 1: Operate | 0: Stop and clear 1: Run (Count up) | | | |
| TA4REG double buffer control | | | | | | | | | | |
| | | 0 D | lisable | | | 0 Stop | o and clear | | | |
| | | 1 E | nable | | | | | 1 Cou | nt | |

TMRA45 Run Register

Note: The values of bits 4 to 6 of TA45RUN are undefined when read.

7 6 5 4 3 2 1 0 TA67RUN (1118H) Bit symbol TA6RDE I2TA67 TA67PRUN TA7RUN TA6RUN Read/Write R/W R/W After reset 0 0 0 0 0 IDLE2 Function Double TMRA67 UC7 UC6 0: Stop buffer prescaler 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count up) TA6REG double buffer control ➤Count operation 0 Disable 0 Stop and clear 1 Enable 1 Count

TMRA67 Run Register

Note: The values of bits 4 to 6 of TA67RUN are undefined when read.

| | TMRA01 Mode Register | | | | | | | | | | | | |
|---------|----------------------|---|--|--|--|--|--|---|-------------------------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| TA01MOD | Bit symbol | TA01M1 | TA01M0 | PWM01 | PWM00 | TA1CLK1 | TA1CLK0 | TA0CLK1 | TA0CLK0 | | | | |
| (1104H) | Read/Write | | | | R | Ŵ | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | Operation mo 00: 8-bit time 01: 16-bit tim 10: 8-bit PPC 11: 8-bit PW | ode er mode her mode G mode M mode | PWM cycle 00: Reserve 01: 2 ⁶ 10: 2 ⁷ 11: 2 ⁸ | d | TMRA1 sour 00: TA0TRG 01: | ce clock | TMRA0 source clock 00: TAOIN pin input (Note 01: φT1 10: φT4 11: φT16 | | | | | |
| | | | | | → TMRA(00 01 10 11 → TMRA ² 00 01 | D input clock TAOIN (Exter \$\overline{T1} (Prescal \$\overline{T1} (Prescal \$\overline{T16} (Prescal \$\overline{T10} (Prescal) (Prescal \$\overline{T10} (Prescal) (Prescal | Inal input) er) er) aler) ≠ 01 ut for TMRA0 | TA01MOD <ta01m1:0> Overflow outp</ta01m1:0> | > = 01 but for TMRA0 | | | | |
| | | | | | 11 | φT256 | | (16-bit timer r | node) | | | | |
| | | | | | cycle in PWM | mode | | | | | | | |
| | | | | | 00 | Reserved | | | | | | | |
| | | | | | 01 | $2^{\circ} \times \text{Clock so}$ | ource | | | | | | |
| | | | | | 10 | 2' × Clock so | ource | | | | | | |
| | | | | | 11 | 2° × Clock so | ource | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | 00 | Two 8-bit tim | ers | | | | | | |
| | | | | | 01 | 16-bit timer | | | | | | | |
| | | | | | 10 | 8-bit PPG | | | | | | | |
| | | | | | 11 | 8-bit PWM (T 8-bit timer (T | MRA0), MRA1) | | | | | | |

When set TA0IN pin, set TA01MOD after set port F0. Note:

Figure 3.7.8(1) 8-bit timer register8888(TA01MOD)

| | IMRA23 Mode Register | | | | | | | | | | | |
|-------|----------------------|----------------|-------------------|-------------|---------|---|---------------|--|----------------|--|--|--|
| | | 7 6 | | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| 23MOD | Bit symbol | TA23M1 | TA23M0 | PWM21 | PWM20 | TA3CLK1 | TA3CLK0 | TA2CLK1 | TA2CLK0 | | | |
| 0CH) | Read/Write | | • | | F | R/W | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | Function | Operation mo | ode | PWM cycle | | TMRA3 sour | rce clock | TMRA2 sour | ce clock | | | |
| | | 00: 8-bit time | er mode | 00: Reserve | d | 00: TA2TRO | 6 | 00: TA2IN p | in input (Note | | | |
| | | 01: 16-bit tim | ner mode | 01: 2^{6} | | 01: φT1 | | 01: | | | | |
| | | 10: 8-bit PPC |): 8-bit PPG mode | | | 10: φT16 | | 10: ¢T4 | | | | |
| | | 11: 8-bit PW | M mode | 11: 2° | | 11: 01256 | | 11: ¢I16 | | | | |
| | | | 1 | | | | | | 1 | | | |
| | | | | | | 1 | | | | | | |
| | | | | | | 2 input clock | | | | | | |
| | | | | | 00 | TA2IN (Exter | mal input) | | | | | |
| | | | | | 01 | φT1 (Prescal | er) | | | | | |
| | | | | | 10 | φT4 (Prescal | er) | | | | | |
| | | | | | 11 | φT16 (Presca | aler) | | | | | |
| | | | | | | 3 input clock | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | <ta23mod< td=""><td>. ≠ 01</td><td><ta23mod< td=""><td>0>=01</td></ta23mod<></td></ta23mod<> | . ≠ 01 | <ta23mod< td=""><td>0>=01</td></ta23mod<> | 0>=01 | | | |
| | | | | | 00 | Matching output for TMRA2 | | $\langle 1A23W1.0 \rangle = 01$ | | | | |
| | | | | | 01 | http://www.wite.org | | TMRA2 | alpario | | | |
| | | | | | 10 | φT16 | | - | | | | |
| | | | | | 11 | φT256 | | (16-bit time | er mode) | | | |
| | | | | | > Solod | ovele in PW/M | modo | | | | | |
| | | | | | | Reserved | mode | | | | | |
| | | | | | 01 | $2^6 \times Clock sc$ | ource | | | | | |
| | | | | | 10 | $2^7 \times \text{Clock so}$ | | | | | | |
| | | | | | 11 | $2^8 \times Clock sc$ | | | | | | |
| | | | | | | | | | | | | |
| | | | | | >Select | operation mod | de for TMRA23 | | | | | |
| | | | | | 00 | Two 8-bit tim | er | | | | | |
| | | | | | 01 | 16-bit timer | | | | | | |
| | | | | | 10 | 8-bit PPG | | | | | | |
| | | | | | 11 | 8-bit PWM (T | MRA2), | | | | | |

TMDA00 Mada D . .

When set TA2IN pin, set TA23MOD after set port F2. Note:

Figure 3.7.8(2)8 8-bit timer register(TA23MOD)

8-bit timer (TMRA3)

| | I MIKA45 MIODE KEGISTER | | | | | | | | | | | | |
|---------|--|--------|--|-------|--|---------------------------|---|--|-----------|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| TA45MOD | Bit symbol | TA45M1 | TA45M0 | PWM41 | PWM40 | TA5CLK1 | TA5CLK0 | TA4CLK1 | TA4CLK0 | | | | |
| (1114H) | Read/Write | | | • | R/ | W | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG mode 11: 8-bit PWM mode | | PWM cycle 00: Reserve 01: 2 ⁶ 10: 2 ⁷ 11: 2 ⁸ | d | TMRA5 sour 00: TA4TRG 01: φT1 10: φT16 11: φT256 | rce clock | TMRA4 source clock 00: TA4IN pin input (Note) 01: \optimiser T1 10: \optimiser T4 11: \optimiser T6 | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | └→ TMRA5 | 5 input clock TA45MOD | | TA45MOD | | | | | |
| | | | | | | <ta45m1:0></ta45m1:0> | ·≠01 | <ta45m1:< td=""><td>)>=01</td></ta45m1:<> |)>=01 | | | | |
| | | | | | 00 | Matching out | put for TMRA4 | Overflow o TMRA4 | utput for | | | | |
| | | | | | 10 11 | φT16 φT256 | | - (16-bit time | er mode) | | | | |
| | | | | | → Select | cycle in PWM | mode | | | | | | |
| | | | | | 00 | Reserved | | | | | | | |
| | | | | | 01 | 2 ⁶ ×Clock so | urce | | | | | | |
| | | | | | 10 | 2 ⁷ × Clock so | urce | | | | | | |
| | | | | | 11 | 2 ⁸ ×Clock so | urce | | | | | | |
| | | | i | | | | | | | | | | |
| | | | | | 00 | Two 8-bit tim | er | | | | | | |
| | | | | | 01 | 16-bit timer | | | | | | | |
| | | | | | 10 | 8-bit PPG | | | | | | | |
| | | | | | 11 | 8-bit PWM (T | MRA4), | | | | | | |

. . .

Note: When set TA4IN pin, set TA45MOD after set port F4.

Figure 3.7.9(3) 8-bit timer register(TA45MOD)

8-bit timer (TMRA5)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|-------------|---------------------------|----------|--------------------|----------|--------------------------|---------------|--------------------------|-----------|--|--|--|--|
| TA67MOD | Bit symbol | TA67M1 | TA67M0 | PWM61 | PWM60 | TA7CLK1 | TA7CLK0 | TA6CLK1 | TA6CLK0 | | | | |
| (111CH) | Read/Write | | | | R | Ŵ | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| | Function | Operation mo | ode | PWM cycle | | TMRA7 sour | ce clock | TMRA6 source clock | | | | | |
| | | 00: 8-bit time | er mode | 00: Reserve | d | 00: TA6TRG 01: φT1 | | 00: TA6IN pin input (No | | | | | |
| | | 01: 16-bit tim | ier mode | 01: 2 ⁶ | | | | 01: | | | | | |
| | | 10: 8-bit PPC | G mode | 10: 2′ | | 10: | | 10: | | | | | |
| | | 11: 8-bit PW | M mode | 11: 2° | | 11: | | 11: φT16 | | | | | |
| | | | 1 | | | | , | |] | | | | |
| | | | | | | | 1 | | | | | | |
| | | | | | | 6 input clock | | | - | | | | |
| | | 00 TA6IN (External input) | | | | | | | | | | | |
| | | | | | 01 | φT1 (Prescal | er) | | | | | | |
| | | | | | 10 | | | | | | | | |
| | | | | | 11 | | aler) | | | | | | |
| | | | | | | | | | | | | | |
| | | | | | └→ TMRA7 | input clock | | | | | | | |
| | | | | | | TA67MOD | | TA67MOD | | | | | |
| | | | | | | <ta67m1:0>≠01</ta67m1:0> | | <ta67m1:0>=01</ta67m1:0> | | | | | |
| | | | | | 00 | Matching out | put for TMRA6 | Overflow o | utput for | | | | |
| | | | | | 01 | φT1 | | IMRA6 | | | | | |
| | | | | | 10 | φT16 | | (16-bit time | er mode) | | | | |
| | | | | | 11 | φT256 | | | er mode) | | | | |
| | | | | | → Select | cycle in PWM | mode | | | | | | |
| | | | | | 00 | Reserved | | | | | | | |
| | | | | | 01 | 2 ⁶ ×Clock so | urce | | | | | | |
| | | | | | 10 | 2 ⁷ ×Clock so | urce | | | | | | |
| | | | | | 11 | 28 × Clock so | urce | | | | | | |
| | | | | | Select | operation mor | e for TMRA67 | | | | | | |
| | | | | | | Two 8-bit tim | | | | | | | |
| | | | | | 01 | 16-bit timer | | | | | | | |
| | | | | | 10 | 8-bit PPG | | | | | | | |
| | | | | | 11 | 8-bit PWM (T | MRA6), | | | | | | |

TMRA67 Mode Register

Note: When set TA6IN pin, set TA67MOD after set port F6.

Figure 3.7.10(4) 8-bit timer register(TA67MOD)

8-bit timer (TMRA7)



TMRA1 Flip Flop Control Register

Figure 3.7.11(1) 8-bit timer register(TA1FFCR)



Figure 3.7.9(2) 8-bit timer register(TA3FFCR)



Figure 3.7.9(3) 8-bit timer register(TA5FFCR)



Figure 3.7.9(4) 8-bit timer register(TA7FFCR)

| | | _ | - | _ | | | | | | | | | | |
|---------------|---------|-----------|-----------|---|-------|-------|---|---|---|--|--|--|--|--|
| Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| | | | | | _ | | | | | | | | | |
| TA0REG | 1102H | | | | W | 1 | | | | | | | | |
| | | Undefined | | | | | | | | | | | | |
| | | | | | _ | | | | | | | | | |
| TA1REG | 1103H | | W | | | | | | | | | | | |
| | | | Undefined | | | | | | | | | | | |
| | | | | | _ | | | | | | | | | |
| TA2REG | 110AH | | W | | | | | | | | | | | |
| | | Undefined | | | | | | | | | | | | |
| | 110BH | | | | _ | | | | | | | | | |
| TA3REG | | | W | | | | | | | | | | | |
| | | | Undefined | | | | | | | | | | | |
| | 1112H | | - | | | | | | | | | | | |
| TA4REG | | W | | | | | | | | | | | | |
| | | | | | Undef | fined | | | | | | | | |
| | | | | | | | | | | | | | | |
| TA5REG | 1113H | | | | W | 1 | | | | | | | | |
| | | Undefined | | | | | | | | | | | | |
| | | | | | _ | | | | | | | | | |
| TA6REG | 111AH | | W | | | | | | | | | | | |
| | | | Undefined | | | | | | | | | | | |
| | | | | | _ | | | | | | | | | |
| TA7REG | 111BH | | | | W | Ι | | | | | | | | |
| | | | | | Undet | fined | | | | | | | | |

| Time on Demister | |
|------------------|--------------------|
| Timer Register | (TAUREG TO TATREG) |

Note: Read-modify-write instruction is prohibited for above registers.

Figure 3.7.10 8-bit timer register(TA0REG to TA7REG)

3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers. When set function and count data, TMRA0 and TMRA1 should be stopped.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every 40 μ s at fc = 40 MHz, set each register as follows:

| | MSB | | | | | | L | SB | |
|---------------|----------------|------|------|---|---|---|---|----|---|
| _ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| TA01RUN | \leftarrow - | Х | Х | Х | - | - | 0 | - | Stop TMRA1 and clear it to 0. |
| TA01MOD | ← 0 | 0 | Х | Х | 0 | 1 | - | - | Select 8-bit timer mode and select $\phi T1$ (0.2 μs at fc = 40 MHz) as the input clock. |
| TA1REG | ← 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | Set 40 μ s $\div \phi$ T1 = 200 = C8H to TAREG. |
| INTETA01 | ← X | 1 | 0 | 1 | - | _ | _ | _ | Enable INTTA1 and set it to Level 5. |
| TA01RUN | \leftarrow - | Х | Х | Х | - | 1 | 1 | _ | Start TMRA1 counting. |
| X : Don't car | e, – : N | o ch | ange | ; | | | | | |

Note: The input clocks for TMRA0 and TMRA1 differ as follows:

TMRA0: Uses TMRA0 input (TA0IN) and can be selected from ϕ T1, ϕ T4, or ϕ T16.

TMRA1: Match output of TMRA0 (TA0TRG) and can be selected from ϕ T1, ϕ T16, ϕ T256.

2. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).



Figure 3.7.11 Square Wave Output Timing Chart (50% duty)

3. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.



Figure 3.7.12 TMRA1 Count up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer, in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA1CLK1:0> Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TAOREG and the upper eight bits in TA1REG. Be sure to set TA0REG first (As entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Example: To generate an INTTA1 interrupt every 0.2 s at fc = 40 MHz, set the timer registers TA0REG and TA1REG as follows:

If ϕ T16 (3.2 µs at 40 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.2 \text{ s} \div 3.2 \text{ } \mu \text{s} = 62500 = \text{F}424\text{H};$

e.g., set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, though the up-counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.

Example: When TA1REG = 04H and TA0REG = 80H

| Value of up counter | 0000H | 0080H | 0180H | 0280H | 0380H | 0480H |
|------------------------|-------|-------|-------|-------|-------|----------|
| TMRA0 comparator match | | | | | | _1 |
| | | | | | | 'n |
| | | | | | | |
| Timer output TA1OUT | | | | | | <u> </u> |

Figure 3.7.14 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active-low or active-high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (Shared with PF1).





In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TAOREG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG. Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN>

should be set to "1", so that UC1 is set for counting.

Figure 3.7.16 shows a block diagram representing this mode.



Figure 3.7.16 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).



Figure 3.7.17 Operation of Register Buffer0
Example: To generate 1/4 duty 62.5 kHz pulses (at fc = 40 MHz):



Calculate the value that should be set in the timer register. To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16 μ s ϕ T1 = 0.2 μ s (at fc = 40 MHz); 16 μ s/0.2 μ s = 80 Therefore set TA1REG = 80 = 50H The duty is to be set to 1/4: t × 1/4 = 16 μ s × 1/4 = 4 μ s 4 μ s/0.2 μ s = 20

Therefore, set TA0REG = 20 = 14H

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------------|---|---|---|---|----|---|---|---|---|----------|--|
| TA01RUN | ← | 0 | Х | Х | Х | _ | 0 | 0 | 0 | | Stop TMRA0 and TMRA1 and clear it to "0". |
| TA01MOD | ← | 1 | 0 | Х | Х | Х | Х | 0 | 1 | | Set the 8-bit PPG mode, and select ϕ T1 as input clock. |
| TA0REG | ← | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | | Write 14H. |
| TA1REG | ← | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | | Write 50H. |
| TA1FFCR | ← | Х | Х | Х | X, | 0 | 1 | 1 | Х | | Set TA1FF and set inversion to enable. |
| | | | | | _ | L | | | | → | Writing "10" provides negative logic pulse. |
| PFCR | ← | Х | _ | _ | _ | _ | _ | - | 1 | J | Sat DE1 to TA10UT ain |
| PFFC | ← | Х | _ | _ | _ | _ | _ | _ | 1 | ſ | |
| _TA01RUN | ← | 1 | Х | Х | Х | _ | 1 | 1 | 1 | 2 | Start TMRA0 and TMRA1 counting. |
| | | | | | | | | | | | |

X : Don't care, -: No change

(4) 8-bit PWM (Pulse width modulation) output mode

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PF1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD <PWM01:00>). The up-counter UC0 is cleared when 2^n counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < Value of set for 2^n counter overflow

Value set in TAOREG $\neq 0$



Figure 3.7.18 8-Bit Output Wave Form

Figure 3.7.19 shows a block diagram representing this mode.



Figure 3.7.19 Block Diagram of 8-Bit PWM Output Mode

In this mode, the value of the register buffer will be shifted into TAOREG if 2^n overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.



Figure 3.7.20 Operation of Register Buffer

Example: To output the following PWM waves on the TA1OUT pin at fc = 40 MHz:



To achieve a 25.6 μs PWM cycle by setting $\phi T1$ to 0.2 μs (at fc = 40 MHz): 25.6 $\mu s/0.2 \ \mu s = 128 = 2^n$ Therefore n should be set to 7. Since the low-level period is 18.0 μs when $\phi T1 = 0.2 \ \mu s$, set the following value for TA0REG:

 $18.0 \ \mu s/0.2 \ \mu s = 90 = 5 AH$

MSB LSB 1 0 3 2 6 5 4 TA01RUN Stop TMRA0 and clear it to 0. Х 0 Х Х TA01MOD Select 8-bit PWM mode (cycle: 2^7) and select ϕ T1 as the 0 0 1 1 input clock. Write 5AH. **TAOREG** 0 0 1 0 1 1 1 TA1FFCR Х Х Х 0 Х Clear TA1FF to 0; set inversion to enable. Х 1 1 PFCR 1 } Set PF1 to TA1OUT pin. PFFC Х 1 Start TMRA0 counting. TA01RUN Х Х Х 1 1

```
X : Don't care, - : No change
```

| | | | | | | | | | @fc = | = 40 MHz | | | |
|------------------------------|--|----------------|-----------|---------|---------|----------------|---------|---------|----------------|----------|--|--|--|
| System clock | Clock gear value <gear2:0></gear2:0> | | PWM Cycle | | | | | | | | | | |
| selection <sysck></sysck> | | 2 ⁶ | | | | 2 ⁷ | | | 2 ⁸ | | | | |
| | | φT1 | φT4 | φT16 | φT1 | φ T 4 | φT16 | φT1 | φT4 | φT16 | | | |
| | 000 (fc) | 12.8µs | 51.2µs | 204.8µs | 25.6µs | 102.4µs | 409.6µs | 51.2µs | 204.8µs | 819.2μs | | | |
| | 001 (fc/2) | 25.6µs | 102.4µs | 409.6µs | 51.2µs | 204.8µs | 819.2µs | 102.4µs | 409.6µs | 1.63ms | | | |
| 0 (fsys) | 010 (fc/4) | 51.2µs | 204.8µs | 819.2µs | 102.4µs | 409.6µs | 1.63ms | 204.8µs | 819.2µs | 3.27ms | | | |
| | 011 (fc/8) | 102.4µs | 409.6µs | 1.63ms | 204.8µs | 819.2µs | 3.27ms | 409.6µs | 1.63ms | 6.55ms | | | |
| | 100 (fc/16) | 204.8µs | 819.2µs | 3.27ms | 409.6µs | 1.63ms | 6.55ms | 819.2µs | 3.27ms | 13.1ms | | | |

| Table 3.7.3 | Relationship of PWM Cycle and 2 ⁿ Counter |
|-------------|--|
|-------------|--|

XXX: Don't care

(5) Mode settings

Table 3.7.4 shows the SFR settings for each mode.

Table 3.7.4 Timer Mode Setting Registers

| Register Name | | TAC | 1MOD | | TA1FFCR |
|------------------------------|-----------------------|--|----------------------------------|---|--|
| <bit symbol=""></bit> | <ta01m1:0></ta01m1:0> | <pwm01:00></pwm01:00> | <ta1clk1:0></ta1clk1:0> | <ta0clk1:0></ta0clk1:0> | <ta1ffis></ta1ffis> |
| Function | Timer mode | PWM cycle | Upper timer input clock | Lower timer input clock | Timer F/F Inversion Signal select |
| 8-bit timer × 2 channels | 00 | _ | Lower timer match, | External, φT1, φT4, φT16 (00, 01, 10, 11) | 0: Lower timer output 1: Upper timer output |
| 16-bit timer mode | 01 | _ | _ | External, φT1, φT4, φT16 (00, 01, 10, 11) | _ |
| 8-bit PPG \times 1 channel | 10 | - | _ | External, φT1, φT4, φT16 (00, 01, 10, 11) | _ |
| 8-bit PWM × 1 channel | 11 | 2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11) | _ | External, φT1, φT4, φT16 (00, 01, 10, 11) | _ |
| 8-bit timer × 1 channel | 11 | _ | φT1, φT16, φT256 (01, 10, 11) | _ | Output disable |

- : Don't care

3.8 16-Bit Timer/Event Counters (TMRB)

The TMP92CM27 contains 6 channels 16-bit timer/event counter (TMRB0 to TMRB5) which have the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 to Figure 3.8.2 show block diagram of TMRB0 to TMRB5. Each timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers, two comparators, a capture input controller, a timer flip-flop and a control circuit.

Each timer/event counter is controlled by 11-byte control register (SFR).

Each of the six modules (TMRB0 to TMRB5) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

| Spec | Channel | TMRB0 | TMRB1 | TMRB2 | TMRB3 | TMRB4 | TMRB5 |
|-----------------|-------------------------------------|----------|----------|----------|----------|----------|----------|
| | External clock/ | TB0IN0 | TB1IN0 | TB2IN0 | TB3IN0 | Nono | Nono |
| External | Capture trigger input pin | TB0IN1 | TB1IN1 | TB2IN1 | TB3IN1 | None | None |
| pin | Timer flip flep output pip | TB0OUT0 | TB1OUT0 | TB2OUT0 | TB3OUT0 | TB4OUT0 | TB5OUT0 |
| | niner nip-nop output pin | TB0OUT1 | TB1OUT1 | TB2OUT1 | TB3OUT1 | TB4OUT1 | TB5OUT1 |
| | Timer run register | TBORUN | TB1RUN | TB2RUN | TB3RUN | TB4RUN | TB5RUN |
| | Timer mode register | TB0MOD | TB1MOD | TB2MOD | TB3MOD | TB4MOD | TB5MOD |
| - | Timer flip-flop control register | TB0FFCR | TB1FFCR | TB2FFCR | TB3FFCR | TB4FFCR | TB5FFCR |
| | | TB0RG0L | TB1RG0L | TB2RG0L | TB3RG0L | TB4RG0L | TB5RG0L |
| 050 | Timor register | TB0RG0H | TB1RG0H | TB2RG0H | TB3RG0H | TB4RG0H | TB5RG0H |
| SFR | Timer register | TB0RG1L | TB1RG1L | TB2RG1L | TB3RG1L | TB4RG1L | TB5RG1L |
| | | TB0RG1H | TB1RG1H | TB2RG1H | TB3RG1H | TB4RG1H | TB5RG1H |
| | | TB0CP0L | TB1CP0L | TB2CP0L | TB3CP0L | TB4CP0L | TB5CP0L |
| | Conturo register | TB0CP0H | TB1CP0H | TB2CP0H | TB3CP0H | TB4CP0H | TB5CP0H |
| | Capture register | TB0CP1L | TB1CP1L | TB2CP1L | TB3CP1L | TB4CP1L | TB5CP1L |
| | | TB0CP1H | TB1CP1H | TB2CP1H | TB3CP1H | TB4CP1H | TB5CP1H |
| External signal | Capture trigger input signal | TA1OUT | TA1OUT | TA3OUT | TA3OUT | TA5OUT | TA5OUT |
| Interrupt | Timer interrupt | INTTB00 | INTTB10 | INTTB20 | INTTB30 | INTTB40 | INTTB50 |
| | | INTTB01 | INTTB11 | INTTB21 | INTTB31 | INTTB41 | INTTB51 |
| | Timer overflow interrupt | INTTBOF0 | INTTBOF1 | INTTBOF2 | INTTBOF3 | INTTBOF4 | INTTBOF5 |

Table 3.8.1 Pins and SFR of TMRB

Note 1) Since TB2OUT0/TB4OUT0, TB2OUT1/TB4OUT1, TB3OUT0/TB5OUT0, and TB3OUT1/TB5OUT1 are making the output terminal serve a double purpose, they cannot be used simultaneously.

Note 2) Since INTTB30/INTTB31,INTTB40/INTTB41 and INTTB50/INTTB51 are making the interruption factor serve a double purpose, they cannot be used simultaneously.

Note 3) Although INTTBOF0/INTTBOF1/INTTBOF2/INTTBOF3/INTTBOF4/INTTBOF5 is making the interruption factor serve a double purpose, it can be used simultaneously. Which interruption occurred should lead an INTST register.

This chapter consists of the following items:

- 3.8.1 Block diagram
- 3.8.2 Operation
- 3.8.3 SFRs
- 3.8.4 Operation in Each Mode



Figure 3.8.1 Block Diagram of TMRB0



Figure 3.8.2 Block Diagram of TMRB1



Figure 3.8.3 Block Diagram of TMRB2

92CM27-169



Figure 3.8.4 Block Diagram of TMRB3

92CM27-170



Figure 3.8.5 Block Diagram of TMRB4



Figure 3.8.6 Block Diagram of TMRB5

3.8.2 Operation

(1) Prescaler

The 5-bit prescaler generates the source clock for TMRB1. Input clock ϕ T0 to Priscara is a clock that was four dividing fFPH.

This prescaler can be started or stopped using TBORUN<TBOPRUN>. Counting starts when <TBOPRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TBOPRUN> is cleared to 0.

Table 3.8.2 show prescaler output clock resolution.

| - | | | at fc = 40 M |
|----------------------|-----------------------------|------------------------------|-------------------------------|
| Gear Value SYSCR1 | | Cycle | |
| <gear2:0></gear2:0> | φT1 | _φ Τ4 | _φ T16 |
| 000 (fc) | 2 ³ /fc (0.2 μs) | 2 ⁵ /fc (0.8 μs) | 2 ⁷ /fc (3.2 μs) |
| 001 (fc/2) | 2 ⁴ /fc (0.4 μs) | 2 ⁶ /fc (1.6 μs) | 2 ⁸ /fc (6.4 μs) |
| 010 (fc/4) | 2 ⁵ /fc (0.8 μs) | 2 ⁷ /fc (3.2 μs) | 2 ⁹ /fc (12.8 μs) |
| 011 (fc/8) | 2 ⁶ /fc (1.6 μs) | 2 ⁸ /fc (6.4 μs) | 2 ¹⁰ /fc (25.6 μs) |
| 100 (fc/16) | 2 ⁷ /fc (3.2 μs) | 2 ⁹ /fc (12.8 μs) | 2 ¹¹ /fc (51.2 μs) |

Table 3.8.2 Prescaler Output Clock Resolution

xxx: Don't care

(2) Up counter (UC0)

UC0 is a 16-bit binary counter that counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks ϕ T1, ϕ T4, and ϕ T16 can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TB0RUN<TB0RUN>. And an external clock from TB0IN0 pin can be selected in TB0MOD.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBO0) is generated when UC0 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower timer registers TB0RG0H/L and TB0RG1H/L is always needed. For example, either using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 0. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: It is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC0) and the timer register TB0RG1 match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TBORDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TBORDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001189H and 001188H) allocated to them. If $\langle TB0RDE \rangle = 0$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = 1$, the value is written to the register buffer only.

TMRB0 ------TB0RG0H/L TB0RG1H/L Lower 8 bits (TB0RG0L) Upper 8 bits Upper 8 bits Lower 8 bits (TBORGOH) (TBORG1H) (TB0RG1L) 1189H 1188H 118BH 118AH TMRB1 -----TB1RG0H/L TB1RG1H/L Upper 8 bits Lower 8 bits Upper 8 bits Lower 8 bits (TB1RG0H) (TB1RG0L) (TB1RG1H) (TB1RG1L) 1199H 1198H 119BH 119AH _ _ _ _ _ _ _ _ _ _ TMRB2 -----TB2RG0H/L TB2RG1H/L Upper 8 bits (TB2RG1H) Upper 8 bits (TB2RG0H) Lower 8 bits (TB2RG0L) Lower 8 bits (TB2RG1L) 11A9H 11A8H 11ABH 11AAH TMRB3 -----TB3RG0H/L TB3RG1H/L Upper 8 bits (TB3RG0H) Lower 8 bits (TB3RG0L) Upper 8 bits (TB3RG1H) Lower 8 bits (TB3RG1L) 11B9H 11B8H 11BBH 11BAH TMRB4 TB4RG0H/L TB4RG1H/L Upper 8 bits (TB4RG0H) Lower 8 bits (TB4RG0L) Lower 8 bits (TB4RG1L) Upper 8 bits (TB4RG1H) 11C9H 11C8H 11CBH 11CAH TMRB5 -----TB5RG0H/L TB5RG1H/L Lower 8 bits (TB5RG0L) Upper 8 bits (TB5RG0H) Upper 8 bits (TB5RG1H) Lower 8 bits (TB5RG1L) 11D9H 11D8H 11DBH 11DAH

The addresses of the timer registers are as follows:

The timer registers are write-only registers and thus cannot be read.

(4) Capture registers

These 16-bit registers are used to latch the values in the up counters UCO.

Data in the capture registers should be read both upper and lower all 16 bits. For example, using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The addresses of the capture registers are as follows:



The capture registers are read-only registers and thus cannot be written.

(5) Capture and external interrupt control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0H/L, TB0CP1H/L and generating for external interrupt.

Interrupt timing of capture register and selection edge of external interrupt are set by TB0MOD<TB0CPM1:0>. (TMRB4 and TMRB5 does not include the selection edge of external interrupt.)

External interrupt INT5 is fixed to the rising edge.

The value in the up counter (UC0) can be loaded into a capture register by software. Whenever 0 is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in Run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

- Note) External interrupt can be controlled with this control circuit by seeing when the port setting is set to input function (TB0IN0) of TMRB0. When the port setting is set to INT4, it controls by interrupt input mode control 1 and 2(IIMC1,IIMC2).
- (6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flop (TB0FF0 and TB0FF1)

These flip-flops (TB0FF0 and TB0FF1) are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>. Moreover, control of TB0FF0 and TB0FF1 is controllable by TB0MOD<TB0CT1, TB0ET1>.

After a reset the values of TB0FF0 and TB0FF1 are undefined. If "00" is programmed to TB0FFCR<TB0FF0C1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".

The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with PJ0), TB0OUT1 (which is shard with PJ1). Because the timer output terminal of TMRB2/TMRB3 and TMRB4/TMRB5 uses the terminal combinedly, it is not possible to use it at the same time. Timer output should be specified using the port function register.

3.8.3 SFRs



Note: The values of bits 1, 4 and 5 of TB0RUN are undefined when read



TMRB1 Run Register

Note: The values of bits 1, 4 and 5 of TB1RUN are undefined when read

Figure 3.8.7 Register for TMRB (1)

| | | | | | | - | | | |
|-------|-------------|------------|-------------|---|------------------|-------------------|---------------|---|----------------------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 2RUN | Bit symbol | TB2RDE | _ | | / | I2TB2 | TB2PRUN | / | TB2RUN |
| IA0H) | Read/Write | R/W | R/W | | | R/W | R/W | | R/W |
| | After reset | 0 | 0 | | | 0 | 0 | | 0 |
| | | Double | Always | | | IDLE2 | Operation | | Operation of |
| | Function | buffer | write "0". | | | 0: Stop | of prescaler | | Up counter |
| | FUNCTION | 0: Disable | | | | 1: Operate | 0: Stop and o | clear | |
| | | 1: Enable | | | | | 1: Run (Cour | : Run (Count) | |
| | | | uble huffer | | Contro the ID | bl at the time of | | p counter o 0 Stop 1 Counter Prescaler o | pperation for TM & Clear t |
| | | | | | | - | — Î | | & Clear |
| | | U Disable | | | 0 | Stop | | 1 Cour | a clear |
| | | i Enable |] | | 1 | Operate | Ľ | . 000 | it. |

TMRB2 Run Register

Note: The values of bits 1, 4 and 5 of TB2RUN are undefined when read



Note: The values of bits 1, 4 and 5 of TB3RUN are undefined when read

Figure 3.8.8 Register for TMRB (2)

| | | | | | - | | | | |
|---------|-------------|---|----------------------|---|-----------|--|------------------------|---|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TB4RUN | Bit symbol | TB4RDE | - | / | / | I2TB4 | TB4PRUN | | TB4RUN |
| (11C0H) | Read/Write | R/W | R/W | | | R/W | R/W | | R/W |
| | After reset | 0 | 0 | | | 0 | 0 | | 0 |
| | – 1 | Double buffer | Always write "0". | | | IDLE2 0: Stop | Operation of prescaler | | Operation of Up counter |
| | Function | 0: Disable 1: Enable | | | | 1: Operate 0: Stop and clear 1: Run (Count) | | | |
| | | Control of dou 0 Disable 1 Enable | uble buffer | | Cc the | ontrol at the tir e IDLE2 mode Stop Oparate | | p counter of 0 Stop 1 Coun Prescaler o 0 Stop 1 Coun | pperation for TMF <u>& Clear</u> <u>t</u> <u>peration for TMR</u> <u>& Clear</u> <u>t</u> |

TMRB4 Run Register

Note: The values of bits 1, 4 and 5 of TB4RUN are undefined when read

TMRB5 Run Register 7 6 5 4 3 2 0 1 TB5RUN TB5RDE TB5PRUN TB5RUN I2TB5 Bit symbol _ (11D0H) Read/Write R/W R/W R/W R/W R/W After reset 0 0 0 0 0 Double Always IDLE2 Operation Operation of buffer write "0". 0: Stop of prescaler Up counter Function 0: Disable 1: Operate 0: Stop and clear 1: Enable 1: Run (Count) Up counter operation for TMRB5 Stop & Clear 0 1 Count Control at the time of Prescaler operationfor TMRB5 Control of double buffer The IDLE2 mode Stop & Clear 0 Disable 0 Stop 0 Count 1 1 Enable 1 Oparate

Note: The values of bits 1, 4 and 5 of TB5RUN are undefined when read

Figure 3.8.9 Register for TMRB (3)

| | | 7 | 6 | ļ | 5 | 4 | 3 | 2 | 1 | 0 |
|----------------|-------------|-------------------------|----------------|-----------|---------|------------------------|---------------------|-----------------|----------------------------|----------------|
| TB0MOD | Bit symbol | TB0CT1 | TB0ET1 | TB0 | CP0I | TB0CPM1 | TB0CPM0 | TB0CLE | TB0CLK1 | TB0CLK0 |
| (1182H) | Read/Write | R | W | V | V | | | R/W | | |
| Deed mark | After reset | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 0 |
| Read-modify | Function | TB0FF1 Inve | ersion trigger | Softwa | are | Capture timi | ng | Up counter | TMRB0 sour | ce clock |
| instruction is | | 0: Trigger dis | sable | contro | bl | 00: Disable INT4 is | e risina edae | 0:disable | 00: TB0IN0 p | in input |
| prohibited | | 1: Trigger en | able | 0: Sof | tware | 01: TB0N0 | ↑ TB0IN1 ↑ | 1:enable | 01: φ11 10: 4 Τ4 | |
| | | Invert when Invert when | | | turer | INT4 is | rising edge | | 10. φ14 11: φT16 | |
| | | capture | with | 1: Undefi | defined | 10: TB0IN0 | D ↑ TBOINO ↓ | | 1 - | |
| | | register 1 | TB0RG1H/L | | | 11. TA10 | italling edge | | | |
| | | | | | | TA1OL | JT↓ | | | |
| | | | | | | INT4 is | rising edge | | | |
| | | | | I | | | 1 | | | l |
| | | | | | | | | | | |
| | | | | | | | | | | _ |
| | | | | | | | CK BOINO nin inn | u if | | |
| | | | | | | 00 I | T1 | | | |
| | | | | | | 10 ¢ | T4 | | | |
| | | | | | | 11 φ | T16 | | | |
| | | | | | | | | | | |
| | | | | | ∟ | →Clear up | counter 0(UC | 0) | | |
| | | | | | | 0 0 | lear disable | | | |
| | | | | | | 1 C | Clear by match | ning with TB0F | RG1H/L | |
| | | | | | | | /interrunt timi | na | | |
| | | | | | | | Capture co | introl | INT4 | control |
| | | | | | | 00 C | Capture disabl | e | Generate | INT4 by |
| | | | | | | 01 T | BOCP0H/L by | TB0IN0 risin | g TB0IN0 ri | sing |
| | | | | | | Т | B0CP1H/L by | TB0IN1 risin | g | ^ |
| | | | | | | 10 T | B0CP0H/L by | rB0IN0 risin | g Generate | INT4 by |
| | | | | | | Т | B0CP1H/L by | r TB0IN0 fallir | ng TB0IN0 fa | lling ¥ |
| | | | | | | 11 T | B0CP0H/L by | TA1OUT risi | ng Generate | INT4 by |
| | | | | | | | BUCP1H/L by | TA1001 fall | ng i bointo na | , |
| | | | | | | → Software | e capture | | | |
| | | | | | | 0 0 | Capture value | of up counter | to TB0CP0H/ | L |
| | | | | | | 1 L | Indefined | | | |
| | | | | | | | | | | |
| | | | | | | | trigger contro | | when the LICO | match with |
| | | | | | | TB0RG1 | H/L | | | |
| | | | | | | 0 [| Disable invers | ion | | |
| | | | | | | 1 E | Enable inversi | on | | |
| | | | | | | → Inversio | n trigger of TE | 0FF1 when th | ne UC0 value i | s loaded in to |
| | | | | | | TB0CP1 | IH/L | 1 | | |
| | | | | | | | Jisable invers | ion | | |
| | | | | | | 1 E | nable inversi | on | | |







TMRB1 Mode Register

Figure 3.8.11 Register for TMRB (5)

| TB2MOD (11/22) T T 6 5 4 3 2 1 0 Read-modify (11/22) TB2CT1 TB2CP11 TB2CPN1 TB2CPN1 TB2CPN1 TB2CLK1 TCCLK1 TB2CLK1 TB2CLK1 TB2CLK1 TB2CLK1 TB2CLK1 TCCLK1 TB2CLK1 TCCLK1 TB2CLK1 TCCLK1 TB2CLK1 TB2CLK1 TD2CLK1 TB2CLK1 TD2CLK1 TD2CLK1 TD2CLK1 TD2CLK1 TD2CLK1 TD2CLK1 | | | | | | | | | | | |
|--|----------------|-------------|----------------|-------------------|-------|--------------|--|-------------------------|-----------------|-----------------|----------------|
| TB2/NDD (11A2H) Bit symbol Read-Write TB2CF1 TB2CF1 TB2CP10 TB2CP10 TB2CP10 TB2CP10 TB2CL1 TB2CLK1 TB2CH1 TD2CH1 TD2CH1 TD2CH1 TD2CH1 TD2CH1 TD2CH1 TD2C | | | 7 | 6 | | 5 | 4 | 3 | 2 | 1 | 0 |
| Read/medity Rew W Rew After reset 0 0 1 0 0 0 0 0 write instruction is prohibited Encloon TB2FF1 Inversion trigger 0: Trigger enable capture register 2 Software capture math UC2 register 2 Software capture invert when capture to math UC2 in TB2INO 17 tB2INO 17 TB2INO | TB2MOD | Bit symbol | TB2CT1 | TB2ET1 | TB2 | CP0I | TB2CPM1 | TB2CPM0 | TB2CLE | TB2CLK1 | TB2CLK0 |
| After reset 0 0 1 0 <th< td=""><td>(11A2H)</td><td>Read/Write</td><td>R/</td><td>W</td><td>١</td><td>N</td><td></td><td></td><td>R/W</td><td></td><td></td></th<> | (11A2H) | Read/Write | R/ | W | ١ | N | | | R/W | | |
| Read-modify write instruction is prohibited | | After reset | 0 | 0 | | 1 | 0 | 0 | 0 | 0 | 0 |
| -write instruction is prohibited | Read-modify | Function | TB2FF1 Inve | rsion trigger | Softw | /are | Capture timi | ng | Up counter | TMRB2 sou | rce clock |
| Instruction is prohibited 1: frigger enable Capture to Capture to | -write | | 0: Trigger dis | able | captu | ire | 00: Disable | e | control | 00: TB2IN0 | pin input |
| prohibited Invert when invert when capture to make the string edge invertion in B2N0 11 is large edge with register 2 with register 2 million to the string edge inversion in the string edge | instruction is | | 1: Trigger ena | able | 0. 20 | oi ftware | | | U:disable | 01: φT1 | |
| capture to register 2 match UC2 TB2R01HL 1:Undefined 1:TB2IN0 ↑ TB2IN0 ↓ INTB is fining edge 11: A3OUT ↓ INTB is fining edge 11: TA3OUT ↓ INTB is fining edge 11: TA3OUT ↓ INTB is fining edge 11: TA3OUT ↓ INTB is fining edge 11: TA3OUT ↓ INTB is fining edge Imput clock 0 TB2IN0 µ input 0 471 11 11 10: dT4 11 1471 10 11: dT6 Input clock 0 Clear up counter (UC2) 0 0 Clear up counter (UC2) 0 Clear up counter (UC2) 0 0 Clear up counter (UC2) 0 Clear up counter (UC2) 0 11: TB2CP1HL by TB2IN1 fising TB2IN0 rising TB2IN0 rising TB2IN0 rising 11: TB2CP1HL by TB2IN1 rising Generate INT8 by TB2IN0 rising TB2IN0 rising TB2IN0 rising 11: TB2CP1HL by TA3OUT falling TB2IN0 rising TB2IN0 rising TB2IN0 rising TB2IN0 rising TB2IN0 rising 0 Capture value of up counter to TB2CP0HL 1 Undefined TB2IN0 rising TB2IN0 rising TB2IN0 rising 11: TB2CP1HL TB2CP1HL by TA3OUT falling is tD2IN0 rising TB2IN0 rising TB2IN0 rising TB2IN0 rising | prohibited | | Invert when | Invert when | cap | oture | INT8 is | s risina edae | i.enable | 10: | |
| INT8 is failing edge 11: TA3OUT ↑ TA3OUT ↑ TA3OUT ↑ TA3OUT ↓ INT8 is fising edge 11: TA3OUT ↑ TA3OUT ↓ INT8 is fising edge 11: TA3OUT ↑ TA3OUT ↑ | | | capture to | match UC2 with | 1:Un | defined | 10: TB2IN | 0 ↑ TB2IN0 ↓ | | 11: ¢116 | |
| Instruction Instruction | | | register 2 | TB2RG1H/L | | | INT8 is | s falling edge | | | |
| IA3001 + INTB is rising edge INTB is rising edge Input clock 0 TB2IN0 pin input 01 011 10 014 11 0171 0 Clear up counter (UC2) 0 Clear disable 1 Clear disable 1 Clear disable 1 Clear disable 0 Capture control INTE scription INTE control 0 Capture control 1 TB2CP0H/L by TB2IN0 rising 1 TB2CP0H/L by TB2IN0 rising 1 TB2CP0H/L by TA3OUT rising 0 Capture value of up counter to TB2CP0H/L 1 Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion 1 Enable inversion 1 Fable inver | | | - | | | | 11: TA3OL | דע ↑ דע | | | |
| Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>JI↓ s rising edge</td> <td></td> <td></td> <td></td> | | | | | | | | JI↓ s rising edge | | | |
| Imput clock 00 TB2IN0 pin input 01 4T1 10 4T4 11 4T16 12 Clear up counter (UC2) 0 Clear up control (UC2) 0 Capture disable Generate INT8 by TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TB2IN0 rising Generate INT8 by TB2CP1H/L by TA3OUT rising Generate INT8 by TB2N0 rising TB2N0 rising TB2N0 rising Gene | | | | | l | | | | | | |
| Input clock 00 TB2IN0 pin input 01 4/11 01 4/14 11 0 4/14 11 1 4/116 Clear up counter (UC2) 0 Clear disable 1 Clear by matching with TB2RG1H/L Capture clinable Capture disable Generate INT8 by TB2CP0H/L by TB2IN0 rising TB2CP0H/L by TB2IN0 rising TB2CP0H/L by TB2IN0 rising Generate INT8 by TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP0H/L by TA3OUT rising TB2N0 rising TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP1H/L by TA3OUT rising TB2N0 rising Thresion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L O Disable inversion I reversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L O Disable inversion | | | | | | | |] | | | |
| Input clock 00. TB2/N0 pin input 01. 4T1 01. 4T4 11. 4T1 0. Clear up counter (UC2) 0. Clear disable 1. Clear disable 1. Clear disable 1. Clear disable Capture control INT8 control 00. Capture control INT8 control 00. Capture disable 1. Clear disable 1. Capture disable 1. Capture disable 1. TB2CP0H/L by TB2IN0 rising 1. TB2CP1H/L by TB2IN0 rising 1. TB2CP1H/L by TB2IN0 rising 1. TB2CP1H/L by TB2IN0 rising 1. TB2CP0H/L by TB2IN0 rising 1. TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TB2IN0 rising Tb2CP0H/L by TB2IN0 rising Tb2CP0H/L by TB2IN0 rising Tb2CP1H/L by TB2IN0 rising Tb2IN0 rising | | | | | | [| r | | | | |
| 00 TB2IN0 pin input 01 \$\psi11 10 \$\psi21N0 pin input 01 \$\psi21N1 pin input 01 \$\psi22P1HL by TB2IN0 rising 01 \$\psi2P2P1HL by TB2IN0 rising 11 \$\psi2P2P1HL by TB2IN0 rising 12 \$\psi2P2P1HL by TB2IN0 rising 11 \$\psi2P2P1HL by TB3OUT rising 11 \$\psi2P2P1HL by TA3OUT failing 11 \$\psi2P1HL by TB2IN0 rising 11 \$\psi2P1HL by TB2IN0 rising 11 \$\psi2P1HL by TB2IN1 rising 12 | | | | | | | → Input cloo | ck | | | |
| 01 | | | | | | | 00 TE | 32IN0 pin inpu | t | | |
| 10 ϕ T4 11 ϕ T6 0 Clear up counter (UC2) 0 Clear disable 1 Clear by matching with TB2RG1H/L Capture/interrupt timing Capture control 0 Capture disable 10 TB2CP0H/L by TB2IN0 rising TB2CP0H/L by TB2INO rising Generate INT8 by TB2CP0H/L by TB2INO rising Generate INT8 by TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP0H/L by TA3OUT falling TB2IN0 rising 1 TB2CP0H/L by TA3OUT falling TB2IN0 rising Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 0 Disable inversion 1 1 Enable inversion 1 1 Disable inversion | | | | | | | 01 φT | 1 | | | |
| 11 ∮T16 Clear up counter (UC2) 0 Clear disable 1 Clear by matching with TB2RG1H/L Capture/interrupt timing Capture control INT8 control 0 Capture disable Generate INT8 by TB2CP0H/L by TB2IN0 rising TB2IN0 rising 10 TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TB2IN0 rising Generate INT8 by 11 TB2CP0H/L by TB2IN0 rising TB2IN0 rising TB2IN0 rising 11 TB2CP0H/L by TB2IN0 rising Generate INT8 by TB2CP1H/L by TB2IN0 rising 11 TB2CP0H/L by TA3OUT rising Generate INT8 by 11 TB2CP0H/L by TA3OUT rialling TB2IN0 rising 0 Capture value of up counter to TB2CP0H/L 0 Capture value of up counter to TB2CP0H/L 1 Undefined <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>10 φT</td> <td>4</td> <td></td> <td></td> <td></td> | | | | | | | 10 φT | 4 | | | |
| Clear up counter (UC2) 0 Clear up counter (UC2) 0 Clear disable 1 Clear by matching with TB2RG1H/L • Capture control 00 Capture disable 01 TB2CP0H/L by TB2IN0 rising 01 TB2CP0H/L by TB2IN0 rising 10 TB2CP0H/L by TB2IN0 rising 11 TB2CP0H/L by TB2IN0 rising 12 TB2CP0H/L by TB2IN0 rising 11 TB2CP0H/L by TA3OUT rising 11 TB2CP0H/L by TA3OUT rising 11 TB2CP0H/L by TA3OUT falling 11 TB2CP0H/L by TA3OUT falling 11 Undefined 11 Undefined 11 Undefined 11 Undefined 12 Disable inversion 13 Enable inversion 14 Enable inversion 15 Enable inversion 16 Disable inversion | | | | | | | 11 φT | 16 | | | |
| 0 Clear disable 1 Clear by matching with TB2RG1H/L Capture/interrupt timing Capture disable Capture control 0 Capture disable 0 TB2CP0H/L by TB2INO rising 10 TB2CP0H/L by TB2INO fising 10 TB2CP0H/L by TB2INO fising 11 TB2CP0H/L by TA3OUT rising 11 TB2CP0H/L by TA3OUT falling 11 TB2CP0H/L by TA3OUT falling 11 TB2CP0H/L by TA3OUT falling 11 TB2CP0H/L by TB2INO rising 11 TB2CP0H/L by TA3OUT falling 11 Undefined 11 Undefined 12 Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 1 Inversion 1 Enable inversion 1 Enable inversion 1 Insable inversion 1 Inversion trig | | | | | | ∟ | → Clear up | counter (UC2) |) | | |
| 1 Clear by matching with TB2RG1H/L Capture control INT8 control 0 Capture control INT8 control 00 Capture disable Generate INT8 by 11 TB2CPOH/L by TB2IN0 rising TB2IN0 rising 10 TB2CPOH/L by TB2IN1 rising Generate INT8 by 10 TB2CPOH/L by TB2IN0 rising Generate INT8 by 11 TB2CPOH/L by TB2IN0 rising Generate INT8 by 11 TB2CPOH/L by TB2IN0 rising Generate INT8 by 11 TB2CPOH/L by TB2IN0 rising Generate INT8 by 12 TB2CPOH/L by TA3OUT rising Generate INT8 by 11 TB2CPOH/L by TA3OUT rising TB2IN0 rising 11 TB2CPOH/L by TA3OUT falling TB2IN0 rising 11 Undefined TB2CPOH/L TB2IN0 rising 11 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 11 Enable inversion 1 Enable inversion 11 Enable inversion 1 Enable inversion 11 Enable inversion 1 Enable inversion | | | | | | | 0 CI | ear disable | · | | |
| Capture/interrupt timing Capture control INT8 control 00 Capture disable Generate INT8 by 01 TB2CP0H/L by TB2IN0 rising TB2IN0 rising 10 TB2CP1H/L by TB2IN0 failing Generate INT8 by 11 TB2CP0H/L by TB2IN0 failing Generate INT8 by 11 TB2CP0H/L by TB2IN0 failing Generate INT8 by 11 TB2CP0H/L by TB3IN0 failing TB2IN0 failing 11 TB2CP0H/L by TA3OUT failing Generate INT8 by 11 TB2CP0H/L by TA3OUT failing Generate INT8 by TB2CP1H/L by TA3OUT failing Generate INT8 by TB2IN0 rising 11 TB2CP0H/L by TA3OUT failing TB2IN0 rising Image: Control of TB2FF1 when the UC2 match with TB2CP1H/L Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2CP1H/L 0 Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion Inversion 1 Frable inversion Inversion | | | | | | | 1 CI | ear by matchi | ng with TB2R0 | G1H/L | |
| Capture control INT8 control 00 Capture disable Generate INT8 by 01 TB2CP0H/L by TB2IN0 rising TB2IN0 rising 10 TB2CP0H/L by TB2IN0 falling Generate INT8 by 11 TB2CP0H/L by TB2IN0 falling Generate INT8 by 11 TB2CP0H/L by TB2IN0 falling Generate INT8 by 11 TB2CP0H/L by TA3OUT rising Generate INT8 by 11 TB2CP0H/L by TA3OUT falling TB2IN0 falling 11 TB2CP0H/L by TA3OUT falling TB2IN0 rising 0 Capture value of up counter to TB2CP0H/L 1 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion 1 Enable inversion 1 Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | | | | → Capture/i | nterrupt timing | 9 | | |
| 00 Capture disable Generate INT8 by 01 TB2CP0H/L by TB2IN0 rising TB2IN0 rising 10 TB2CP0H/L by TB2IN0 rising Generate INT8 by 10 TB2CP0H/L by TB2IN0 falling TB2IN0 falling 11 TB2CP0H/L by TB2IN0 falling TB2IN0 falling 11 TB2CP0H/L by TB2IN0 falling TB2IN0 falling 11 TB2CP0H/L by TA3OUT rising Generate INT8 by 11 TB2CP0H/L by TA3OUT fising Generate INT8 by 11 TB2CP0H/L by TA3OUT falling TB2IN0 rising 11 TB2CP0H/L by TA3OUT falling TB2IN0 rising 11 TB2CP0H/L by TA3OUT falling TB2IN0 rising 11 Undefined Inversion trigger control of TB2FF1 when the UC2 match with 11 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t 11 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t 11 Enable inversion Inversion 11 Enable inversion Intersion | | | | | | | | Capture | control | INT8 | control |
| 01 TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TB2IN1 rising TB2IN0 rising TB2CP1H/L by TB2IN0 rising TB2CP1H/L by TB2IN0 falling 10 TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TA3OUT rising TB2CP1H/L by TA3OUT rising TB2IN0 rising Generate INT8 by TB2IN0 rising 11 TB2CP1H/L by TA3OUT falling TB2IN0 rising 0 Capture value of up counter to TB2CP0H/L 1 Undefined 0 Disable inversion 1 Enable inversion | | | | | | | 00 Ca | apture disable | | Generate | NT8 by |
| Image: Software capture 0 Capture value of up counter to TB2CP0H/L Image: Optimized control of TB2RF1 when the UC2 match with TB2RG1H/L 0 Disable inversion Image: Image: Optimized control of TB2FF1 when the UC2 walue is loaded in t TB2CP1H/L 0 Disable inversion Image: Image: Optimized control of TB2FF1 when the UC2 walue is loaded in t TB2CP1H/L 0 Disable inversion Image: Image: Image: Optimized control of TB2FF1 when the UC2 walue is loaded in t TB2CP1H/L 0 Disable inversion | | | | | | | 01 TB | 32CP0H/L by | TB2IN0 rising | TB2IN0 ris | ing 🖌 |
| 10 TB2CP0H/L by TB2IN0 rising TB2CP1H/L by TB2IN0 falling Generate INT8 by TB2IN0 falling 11 TB2CP0H/L by TA3OUT rising TB2CP1H/L by TA3OUT falling Generate INT8 by TB2IN0 rising 0 Capture value of up counter to TB2CP0H/L 1 Undefined 0 Capture value of up counter to TB2CP0H/L 1 Undefined 0 Disable inversion 1 Enable inversion | | | | | | | TB | 32CP1H/L by | FB2IN1 rising | | / |
| Image: TB2CP1H/L by TB2IN0 falling Image: TB2CP1H/L by TB2IN0 falling Image: TB2CP1H/L by TB3OUT rising Intersection TB2CP1H/L by TA3OUT falling Generate INT8 by TB2CP1H/L by TA3OUT falling TB2IN0 rising Image: TB2IN0 rising Software capture O Capture value of up counter to TB2CP0H/L Inversion trigger control of TB2FF1 when the UC2 match with TB2CP1H/L Inversion trigger of TB2FF1 when the UC2 match with TB2CP1H/L O Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L O Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L | | | | | | | 10 TE | 32CP0H/L by | TB2IN0 rising | Generate | NT8 by |
| 11 TB2CP0H/L by TA3OUT rising Generate INT8 by TB2CP1H/L by TA3OUT falling TB2CP1H/L by TA3OUT falling TB2IN0 rising Software capture 0 Capture value of up counter to TB2CP0H/L 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 0 Disable inversion 1 Enable inversion | | | | | | | TE | B2CP1H/L by | B2IN0 falling | | |
| Software capture O Capture value of up counter to TB2CP0H/L 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L O Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L O Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L O Disable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L | | | | | | | | 2CP0H/L by | | g Generate | |
| Software capture 0 Capture value of up counter to TB2CP0H/L 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion 1 Enable inversion 0 Disable inversion 1 Enable inversion 1 Enable inversion 1 Enable inversion 1 Enable inversion | | | | | | | | DZGFIFI/L DY | 1A3OUT Tailing | 91.52.1018 | |
| 0 Capture value of up counter to TB2CP0H/L 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion 1 Enable inversion 1 Enable inversion 0 Disable inversion 1 Enable inversion 0 Disable inversion 1 Enable inversion 1 Enable inversion | | | | | | | → Software | capture | | | |
| 1 Undefined Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion 1 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | | | | 0 Ca | apture value o | f up counter to | TB2CP0H/L | |
| Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | | | | 1 Ur | ndefined | | | |
| Inversion trigger control of TB2FF1 when the UC2 match with TB2RG1H/L 0 Disable inversion 1 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | | | | | | | | |
| 0 Disable inversion 1 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | L | | | Inversior TB2RG1I | n trigger contro H/L | ol of TB2FF1 v | when the UC2 | 2 match with |
| 1 Enable inversion Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L 0 Disable inversion 1 Enable inversion | | | | | | | 0 | Disable inversi | ion | | |
| Inversion trigger of TB2FF1 when the UC2 value is loaded in t TB2CP1H/L | | | | | | | 1 E | Enable inversi | on | | |
| 0 Disable inversion 1 Enable inversion | | | | | | | → Inversio TB2CP1 | n trigger of TB IH/L | 2FF1 when th | e UC2 value i | s loaded in to |
| 1 Fnable inversion | | | | | | | 0 | Disable inversi | ion | | |
| | | | | | | | 1 E | Enable inversi | on | | |

TMRB2 Mode Register

Figure 3.8.12 Register for TMRB (6)



TMRB3 Mode Register

Figure 3.8.13 Register for TMRB (7)



TMRB4 Mode Register

Figure 3.8.14 Register for TMRB (8)



TMRB5 Mode Register

Figure 3.8.15 Register for TMRB (9)



TMRB0 Flip-flop Control Register

Figure 3.8.16 Register for TMRB (10)



TMRB1 Flip-flop Control Register

Figure 3.8.17 Register for TMRB (11)



TMRB2 Flip-flop Control Register

Figure 3.8.18 Register for TMRB (12)



TMRB3 Flip-flop Control Register

Figure 3.8.19 Register for TMRB (13)



TMRB4 Flip-flop Control Register

Figure 3.8.20 Register for TMRB (14)



TMRB5 Flip-flop Control Register

Figure 3.8.21 Register for TMRB (15)

| _ | | | | | 2011001172, | | | | | | | | |
|---------|-------------|-----------|---|---|-------------|-------|---|---|---|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| TB0RG0L | bit Symbol | | | | - | | | | | | | | |
| (1188H) | Read/Write | | | | V | V | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | |
| TB0RG0H | bit Symbol | | | | - | _ | | | | | | | |
| (1189H) | Read/Write | | | | V | V | | | | | | | |
| | After reset | undefined | | | | | | | | | | | |
| TB0RG1L | bit Symbol | _ | | | | | | | | | | | |
| (118AH) | Read/Write | W | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | |
| TB0RG1H | bit Symbol | | | | - | _ | | | | | | | |
| (118BH) | Read/Write | | | | V | V | | | | | | | |
| | After reset | undefined | | | | | | | | | | | |

Timer Register (TB0RG0H/L, TB0RG1H/L)

Read-modify-write instruction is prohibited

Capture Register (TB0CP0H/L, TB0CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|---------|-------------|-----------|---|---|------|-------|---|---|---|--|--|--|--|
| TB0CP0L | bit Symbol | | | | - | - | | | | | | | |
| (118CH) | Read/Write | | | | F | २ | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | |
| TB0CP0H | bit Symbol | | | | - | _ | | | | | | | |
| (118DH) | Read/Write | | R | | | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | |
| TB0CP1L | bit Symbol | - | | | | | | | | | | | |
| (118EH) | Read/Write | R | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | |
| TB0CP1H | bit Symbol | | | | - | _ | | | | | | | |
| (118FH) | Read/Write | | | | F | २ | | | | | | | |
| | After reset | undefined | | | | | | | | | | | |

Figure 3.8.22 Register for TMRB (16)

| | | | THILE | i Register (1 | DIROUI/L, | | | | | | | |
|--------------------|-------------|-----------|-------|---------------|-----------|---|---|---|---|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| TB1RG0L (1198H) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1RG0H | bit Symbol | _ | | | | | | | | | | |
| (1199H) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1RG1L | bit Symbol | - | | | | | | | | | | |
| (119AH) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1RG1H (119BH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Timer Register (TB1RG0H/L, TB1RG1H/L)

Read-modify-write instruction is prohibited

Capture Register (TB1CP0H/L, TB1CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------------------|-------------|-----------|---|---|---|---|---|---|---|--|--|--|
| TB1CP0L (119CH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1CP0H | bit Symbol | - | | | | | | | | | | |
| (119DH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1CP1L | bit Symbol | _ | | | | | | | | | | |
| (119EH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB1CP1H (119FH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Figure 3.8.23 Register for TMRB (17)

| | | | Time | er Register (T | B2RG0H/L, | TB2RG1H/L) | | | | | | |
|--------------------|-------------|-----------|------|----------------|-----------|------------|---|---|---|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| TB2RG0L | bit Symbol | _ | | | | | | | | | | |
| (11A8H) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2RG0H | bit Symbol | - | | | | | | | | | | |
| (11A9H) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2RG1L | bit Symbol | _ | | | | | | | | | | |
| (11AAH) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2RG1H (11ABH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | | | | V | V | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Read-modify-write instruction is prohibited

Capture Register (TB2CP0H/L, TB2CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------------------|-------------|-----------|---|---|---|---|---|---|---|--|--|--|
| TB2CP0L (11ACH) | bit Symbol | - | | | | | | | | | | |
| | Read/Write | | R | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2CP0H | bit Symbol | - | | | | | | | | | | |
| (11ADH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2CP1L | bit Symbol | _ | | | | | | | | | | |
| (11AEH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB2CP1H (11AFH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Figure 3.8.24 Register for TMRB (18)

| | | | Time | er Register (T | B3RG0H/L, | TB3RG1H/L) | | | | | | |
|--------------------|-------------|-----------|------|----------------|-----------|------------|---|---|---|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| TB3RG0L | bit Symbol | _ | | | | | | | | | | |
| (11B8H) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3RG0H | bit Symbol | _ | | | | | | | | | | |
| (11B9H) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3RG1L | bit Symbol | _ | | | | | | | | | | |
| (11BAH) | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3RG1H (11BBH) | bit Symbol | - | | | | | | | | | | |
| | Read/Write | W | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Read-modify-write instruction is prohibited

Capture Register (TB3CP0H/L, TB3CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------------------|-------------|-----------|---|---|---|---|---|---|---|--|--|--|
| TB3CP0L | bit Symbol | _ | | | | | | | | | | |
| (11BCH) | Read/Write | | R | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3CP0H | bit Symbol | - | | | | | | | | | | |
| (11BDH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3CP1L | bit Symbol | - | | | | | | | | | | |
| (11BEH) | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |
| TB3CP1H (11BFH) | bit Symbol | _ | | | | | | | | | | |
| | Read/Write | R | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | |

Figure 3.8.25 Register for TMRB (19)
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|-----------|---|---|------|-------|---|---|---|--|--|--|--|--|
| TB4RG0L | bit Symbol | | | | - | - | | | | | | | | |
| (11C8H) | Read/Write | | | | V | V | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |
| TB4RG0H | bit Symbol | | - | | | | | | | | | | | |
| (11C9H) | Read/Write | | | | V | V | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |
| TB4RG1L | bit Symbol | _ | | | | | | | | | | | | |
| (11CAH) | Read/Write | W | | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | | |
| TB4RG1H | bit Symbol | | | | - | - | | | | | | | | |
| (11CBH) | Read/Write | W | | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | | |

Timer Register (TB4RG0H/L, TB4RG1H/L)

Read-modify-write instruction is prohibited

Capture Register (TB4CP0H/L, TB4CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
|---------|-------------|-----------|---|---|------|-------|---|---|---|--|--|--|--|--|
| TB4CP0L | bit Symbol | | | | - | - | | | | | | | | |
| (11CCH) | Read/Write | | | | F | λ | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |
| TB4CP0H | bit Symbol | | | | - | - | | | | | | | | |
| (11CDH) | Read/Write | | | | F | 2 | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |
| TB4CP1L | bit Symbol | _ | | | | | | | | | | | | |
| (11CEH) | Read/Write | R | | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | | |
| TB4CP1H | bit Symbol | | | | - | - | | | | | | | | |
| (11CFH) | Read/Write | R | | | | | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |

Figure 3.8.26 Register for TMRB (20)

| | | | Time | er Register (T | B5RG0H/L, | TB5RG1H/L) | | | | | | | | |
|-----------------------|-------------|---|------|----------------|-----------|------------|---|---|---|--|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | |
| TB5RG0L | bit Symbol | | | | - | _ | | | | | | | | |
| (11D8H) | Read/Write | | | | V | V | | | | | | | | |
| After reset undefined | | | | | | | | | | | | | | |
| TB5RG0H bit Symbol – | | | | | | | | | | | | | | |
| (11D9H) | Read/Write | | | | ٧ | V | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |
| TB5RG1L | bit Symbol | _ | | | | | | | | | | | | |
| (11DAH) | Read/Write | W | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| TB5RG1H | bit Symbol | | | | - | _ | | | | | | | | |
| (11DBH) | Read/Write | | | | ٧ | V | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | |

Read-modify-write instruction is prohibited

Capture Register (TB5CP0H/L, TB5CP1H/L)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | | | |
|---------|-------------|-----------|-----------|---|------|-------|---|---|---|--|--|--|--|--|--|
| TB5CP0L | bit Symbol | | | | - | - | | | | | | | | | |
| (11DCH) | Read/Write | | | | F | र | | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | | |
| TB5CP0H | bit Symbol | | | | - | - | | | | | | | | | |
| (11DDH) | Read/Write | | | | F | र | | | | | | | | | |
| | After reset | | undefined | | | | | | | | | | | | |
| TB5CP1L | bit Symbol | _ | | | | | | | | | | | | | |
| (11DEH) | Read/Write | R | | | | | | | | | | | | | |
| | After reset | undefined | | | | | | | | | | | | | |
| TB5CP1H | bit Symbol | | | | - | - | | | | | | | | | |
| (11DFH) | Read/Write | R | | | | | | | | | | | | | |
| | After reset | | | | unde | fined | | | | | | | | | |

Figure 3.8.27 Register for TMRB (21)

3.8.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals in this example, the interval time is set the timer register TB0RG1H/L to generate the interrupt INTTB01.

| | 7654 | 3 2 1 0 | |
|---------------|----------------------------|-------------------|--|
| TBORUN | ← 0 0 X X | - 0 X 0 | Stop TMRB0. |
| INTETB0 | ← X 1 0 0 | X 0 0 0 | Enable INTTB01 and set interrupt level 4. Disable INTTB00. |
| TB0FFCR | ← 1 1 0 0 | 0 0 1 1 | Disable the trigger. |
| TB0MOD | $\leftarrow 0 \ 0 \ 1 \ 0$ | 0 1 * * | Set input clock to prescaler clock, and set capture function |
| | | (** = 01, 10, 11) | to disable. |
| TB0RG1H/ | ← * * * * | * * * * | Set the interval time (16 bits). |
| L | | | |
| | * * * * | * * * * | |
| TBORUN | ← 0 0 X X | – 1 X 1 | Start TMRB0. |
| X : Don't ca | re, – : No change | l . | |

(2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB0IN0 pin input. And execution software capture and reading capture value enable reading count value.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------|---|---|---|---|---|---|---|---|---|---|
| TBORUN | ← | 0 | 0 | Х | Х | _ | 0 | Х | 0 | Stop TMRB0. |
| PKFC | ← | _ | - | _ | _ | _ | _ | - | 1 | Set PK0 to TB0IN0 input mode. |
| PKFC2 | ← | _ | - | _ | _ | _ | _ | - | 0 | |
| INTETB0 | ← | Х | 1 | 0 | 0 | Х | 0 | 0 | 0 | Set INTTB01 to enable (Interrupt level4). |
| | | | | | | | | | | Set INTTB00 to disable. |
| TB0FFCR | ← | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | Set trigger to disable. |
| TB0MOD | ← | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Set input clock to TB0IN0 pin input. |
| TB0RG1H/L | ← | * | * | * | * | * | * | * | * | Set number of count. (16 bits) |
| | | * | * | * | * | * | * | * | * | |
| TB0RUN | ← | 0 | 0 | Х | Х | _ | 1 | Х | 1 | Start TMRB0. |
| | | | | | | | | | | |

X: Don't care, -: No change

Note: When used as an event counter, set the prescaler to "RUN" (TB0RUN<TB0PRUN> = "1").

(3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip-flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0H/L) < (Set value of TB0RG1H/L)



Figure 3.8.28 Programmable Pulse Generation (PPG) Output Waveform

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature makes easy the handling of low-duty waves.



Figure 3.8.29 Operation of Register Buffer



The following block diagram illustrates this mode.



The following example shows how to set 16-bit PPG output mode:

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------------|------|---|-----|----|-----|-----|-------|-----|---------|---|
| TBORUN | ← | 0 | 0 | x | x | - | 0 | x | 0 | Disable the TB0RG0H/L double buffer and stop TMRB0. |
| TB0RG0H/L | ← | * | * | * | * | * | * | * | * | Set the duty ratio (16 bits). |
| | | * | * | * | * | * | * | * | * | |
| TB0RG1H/L | ← | * | * | * | * | * | * | * | * | Set the frequency (16 bits). |
| | | * | * | * | * | * | * | * | * | |
| TBORUN | ← | 1 | 0 | Х | Х | - | 0 | Х | 0 | Enable the TB0RG0H/L double buffer. (The duty and frequency are changed on an INTTB01 interrupt.) |
| TB0FFCR | ← | Х | Х | 0 | 0 | 1 | 1 | 1 | 0 | Set the mode to invert TB0FF0 at the match with TB0RG0H/L, TB0RG1H/L. Clear TB0FF0 to 0. |
| TB0MOD | ← | 0 | 0 | 1 | 0 | 0 | 1 | * | * | Set input clock to prescaler output clock and disable the |
| | | | | | | (*: | * = (| 01, | 10, 11) | capture function. |
| PJFC | ← | _ | _ | _ | _ | _ | _ | _ | 1 | |
| PJCR | ← | - | - | _ | _ | _ | _ | _ | 1 | |
| TB0RUN | ← | 1 | 0 | Х | Х | - | 1 | Х | 1 | Start TMRB0. |
| X : Don't ca | ire, | _ | : 1 | No | cha | nge | 9 | | | |

(4) Capture function examples

Used capture function, they can be applicable in many ways, for example:

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Measurement of difference time
 - 1. One-shot pulse output from external trigger pulse

Set the up counter UC0 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up counter into capture register TB0CP0H/L at the rise edge of external trigger pulse.

When the interrupt INT4 is generated at the rise edge of external trigger pulse, set the TB0CP0H/L value (c) plus a delay time (d) to TB0RG0H/L (= c + d), and set the above set value (c + d) plus a one-shot width (p) to TB0RG1H/L (= c + d + p). And, set "11" to timer flip-flop control register TB0FFCR<TB0E1T1, TB0E0T1>. Set to trigger enable for be inverted timer flip-flop TB0FF0 by UC0 matching with TB0RG0H/L and with TB0RG1H/L. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d), and (p) correspond to c, d, and p in Figure 3.8.31.



Figure 3.8.31 One-shot Pulse Output (with delay)

Example: To output a 2 [ms] one-shot pulse with a 3 [ms] delay to the external trigger pulse via the TB0IN0 pin.



When delay time is unnecessary, invert timer flip-flop TB0FF0 when up counter value is loaded into capture register (TB0CP0H/L), and set the TB0CP0H/L value (c) plus the one-shot pulse width (p) to TB0RG1H/L when the interrupt INT4 occurs. The TB0FF0 inversion should be enable when the up counter (UC0) value matches TB0RG1H/L, and disabled when generating the interrupt INTTB01.





2. Frequency measurement

The frequency of the external clock can be measured in this mode. Frequency is measured by the 8-bit timers TMRA01 and the 16-bit timer/event counter.

TMRA01 is used to setting of measurement time by inversion TA1FF.

Counter clock in TMRB0 select TB0IN0 pin input, and count by external clock input. Set to TB0MOD<TB0CPM1:0> = "11". The value of the up counter (UC0) is loaded into the capture register TB0CP0H/L at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA01), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB0CP0H/L and TB0CP1H/L when the interrupt (INTTA0 or INTTA1) is generates by either 8-bit timer.



Figure 3.8.33 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8-bit timer is set to 0.5 s and the difference between the values in TB0CP0H/L and TB0CP1H/L is 100, the frequency is $100 \div 0.5 \text{ s} = 200 \text{ Hz}.$

3. Pulse width measurement

This mode allows measuring the high level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the prescaler output clock input, external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC0 values into TB0CP0H/L and TB0CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0H/L and TB0CP1H/L and the internal clock cycle.

For example, if the prescaler output clock is 0.8 μ s and the difference between TB0CP0H/L and TB0CP1H/L is 100, the pulse width will be 100 × 0.8 μ s = 80 μ s.

Additionally, the pulse width that is over the UC0 maximum count time specified by the clock source can be measured by changing software.



Figure 3.8.34 Pulse Width Measurement

Note: Pulse Width measure by setting "10" to TB0MOD<TB0CPM1:0>. The external interrupt INT4 is generated in timing of falling edge of TB0IN0 input. In other modes, it is generated in timing of rising edge of TB0IN0 input.

The width of low level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB0IN0 and TB0IN1.

Keep the 16-bit timer/event counter (TMRB0) counting (Free running) with the prescaler output clock, and load the UC0 value into TB0CP0H/L at the rising edge of the input pulse to TB0IN0. Then the interrupt INT4 is generated.

Similarly, the UC0 value is loaded into TB0CP1H/L at the rising edge of the input pulse to TB0IN1, generating the interrupt INT5.

The time difference between these pulses can be obtained by multiplying the value subtracted TB0CP0H/L from TB0CP1H/L and the internal clock cycle together at which loading the UC0 value into TB0CP0H/L and TB0CP1H/L has been done.



Figure 3.8.35 Measurement of Difference Time

3.9 Pattern Generator/Stepping Motor Control(PG)

The TMP92CM27 contains two 4-bit hardware pattern generator/stepping motor control channels, PG0 and PG1, (hereinafter called PG) which actuate in synchronization with the (8-bit/16-bit) timers. PG (PG0 and PG1) shares the 8-bit input/output port with PL.

The output on channel 0 (PG0) is updated in synchronization with the 8-bit timer 0, 1 (TMRA01) or 16-bit timer 0 (TMRB0). The output on channel 1 (PG1) is updated in synchronization with the 8-bit timer 2, 3 (TMRA23) or 16-bit timer 1 (TMRB1). Figure 3.9.1 show block diagram.

The PG ports are controlled by the control register (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of PL can be used for a PG port.

PG0 and PG1 can be used independently.

Since the two PG channels operate in the same manner, except for the following points, only the operation of PG0 will be explained below.





Figure 3.9.1 PG Block Diagram

| PG01CR Bit symbol PAT1 CCW1 PG1M PG1TE PAT0 CCW0 PG0M PG0TE Read/Write RW After reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Function PG1 write PG1 mode PG1 trigger input enable 0: 8-bit write direction 0: 1 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 0: Trigger input enable 0 Trigger input enable for PG0 1 Trigger input enable for PG0 PG0 (Stepping motor control) PG0 (Stepping motor control) PG0 (Stepping motor control) | PG01CR (1462H) | Bit symbol | 7 6 5 4 3 2 1 0 NOD Pit symbol PATA COM/A PCAM PCATE PATA COM/A PCATE | | | | | | | | | | | |
|---|-------------------|---|---|------------|--------------|-------------|------------------|----------------|----------------|-----------------|--|--|--|--|
| Read/Write RW RW RW After reset 0< | (1462H) | · · · · · · · · · · · · · · · · · · · | PATT | CCW1 | PG1M | PG1TE | PAT0 | CCW0 | PG0M | PG0TE | | | | |
| After reset 0 0 0 0 0 0 0 0 0 Function PG1 write mode rotation PG1 trigger input PG0 write mode PG0 write direction PG0 mode PG0 mode PG0 mode PG0 trigger direction PG0 trigger 1: 4-bit write 0: Normal rotation 0: 1 step rotation 1: 1 step rotation 0: Disable 0: Normal rotation 1: 4-bit write 0: Normal rotation 1: 4-bit write 0: Normal rotation 0: Disable 1: 4-bit write 0: Normal rotation 0: Disable 1: 1 to 2 step excitation 1: 1 to 2 step 1: 1 to 2 step <td></td> <td>Read/Write</td> <td></td> <td>R/</td> <td>W</td> <td></td> <td></td> <td>R/</td> <td>W</td> <td></td> | | Read/Write | | R/ | W | | | R/ | W | | | | | |
| Function PG1 write mode 0: 8-bit write 1: 4-bit write 1: 4-bit write PG1 rotation 0: Normal rotation 1: 4-bit write PG1 mode (Excitation) 0: 1 step excitation 1: 1 step rotation 1: 1 to 2 step excitation PG0 mode (Excitation) 0: 1 step excitation 1: 1 step excitation PG0 mode (Excitation) 0: 1 step excitation V 1: 4-bit write rotation 0: Normal 1: 1 to 2 step excitation 1: 1 step excitation 1: 1 step excitation 1: 1 step excitation 1: 1 step excitation V PG0 trigger input enable 0 Trigger input disable for PG0 1 1: 1 step excitation 1: 1 step excitation 1: 1 step excitation V PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode PG0 | | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| mode rotation (Excitation) input enable mode rotation (Excitation) input enable 1: 4-bit write 0: Normal or 1: Enable 0: S-bit write 0: Normal or 0: Disable or 1: Reverse 2 step rotation 0: It is period 0: Normal or 1: Enable 1: Reverse 2 step excitation 1: It to 2 step step excitation 1: It to 2 step step excitation 1: 1 to 2 step step excitation 1: It to 2 step step excitation V PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable 0 0 1 trigger input enable 0 1 trigger input enable 0 1 1 to 2 step excitation (Full step) 1 1 1 to 2 step excitation (Full step) 1 1 to 2 step excitation (Full step) PG0 (Stepping motor control) PG0 (Stepping motor control) 0 Normal PG0 (Stepping motor control) 0 Normal Normal Normal | | Function | PG1 write | PG1 | PG1 mode | PG1 trigger | PG0 write | PG0 | PG0 mode | PG0 trigger | | | | |
| 0: 8-bit write direction 0: 1 step enable 1: 4-bit write 0: Normal rotation 0: 1 step excitation 1: 4-bit write 1: Reverse 2 step rotation 1: Enable 1: 4-bit write 0: Normal 0: 1 step excitation 1: Reverse 2 step excitation 1: 1 to 2 step excitation <td< td=""><td></td><td></td><td>mode</td><td>rotation</td><td>(Excitation)</td><td>input</td><td>mode</td><td>rotation</td><td>(Excitation)</td><td>input</td></td<> | | | mode | rotation | (Excitation) | input | mode | rotation | (Excitation) | input | | | | |
| 1: 4-bit write 0: Normal rotation excitation 0: Disable or 1: Enable 1: 4-bit write 0: Normal rotation excitation 0: Disable or 1: Enable 1: Reverse rotation 2 step excitation 1: Enable 1: A-bit write 0: Normal rotation excitation 0: Disable or 1: Enable 1: Reverse rotation 2 step excitation 1: A-bit write 0: Disable rotation 1: Enable 1: To 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal rotation Image: Normal | | | 0: 8-bit write | direction | 0: 1 step | enable | 0: 8-bit write | direction | 0: 1 step | enable | | | | |
| rotation or 1: Enable rotation or 1: Enable rotation 1: Reverse 2 step excitation 1: Reverse 2 step rotation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation - - - - - - 0 Trigger input enable - - - - - - - - - - - - - - - - - - - - - - - - - - - - | | | 1: 4-bit write | 0: Normal | excitation | 0: Disable | 1: 4-bit write | 0: Normal | excitation | 0: Disable | | | | |
| 1: Reverse rotation 2 step excitation 1: Reverse rotation 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation 1: 1 to 2 step excitation • PG0 trigger input enable • • <td< td=""><td></td><td></td><td></td><td>rotation</td><td>or</td><td>1: Enable</td><td></td><td>rotation</td><td>or</td><td>1: Enable</td></td<> | | | | rotation | or | 1: Enable | | rotation | or | 1: Enable | | | | |
| rotation 1: 1 to 2 step excitation 1: 1 to 2 step FGO trigger input enable 0 Trigger input disable for PGO 1 Trigger input disable for PGO 1 Trigger input enable for PGO 0 1 or 2 step excitation (Half step) /PG mode PGO (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | 1: Reverse | 2 step | | | 1: Reverse | 2 step | | | | | |
| 1: 1 to 2 step excitation 1: 1 to 2 step excitation PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 Trigger input enable for PG0 1 1 to 2 step excitation (Full step) 1 1 to 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | rotation | excitation | | | rotation | excitation | | | | | |
| step step excitation excitation PG0 trigger input enable 0 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 10 1 10 1 10 1 10 2 step PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | 1: 1 to 2 | | | | 1: 1 to 2 | | | | | |
| excitation excitation PG0 trigger input enable 0 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | step | | | | step | | | | | |
| PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 Trigger input enable for PG0 1 1 Trigger input enable for PG0 0 10r 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | excitation | | | | excitation | | | | | |
| PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 • Set the operation mode for PG0 • 0 • 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode • PG0 (Stepping motor control) rotation direction control 0 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| PG0 trigger input enable 0 1 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 Trigger input enable for PG0 1 1 Trigger input enable for PG0 0 1 | | | | | | | | | | | | | | |
| PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 • Set the operation mode for PG0 • 0 • Set the operation mode for PG0 • 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode • PG0 (Stepping motor control) rotation direction control 0 • Normal rotation/PG mode | | | | | | | | | | | | | | |
| PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 • Set the operation mode for PG0 • O 1 Tor 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode • PG0 (Stepping motor control) rotation direction control 0 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| PG0 trigger input enable 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 Trigger input enable for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| 0 Trigger input disable for PG0 1 Trigger input enable for PG0 0 1 rigger input enable for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | → PG0 trigger input enable 0 Trigger input disable for PG0 | | | | | | | | | | | | |
| 1 Trigger input enable for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| Set the operation mode for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | 1 | Trigger in | put enable fo | or PG0 | | | | | |
| Set the operation mode for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| Set the operation mode for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| Set the operation mode for PG0 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| 0 1 or 2 step excitation (Full step) 1 1 to 2 step excitation (Half step) /PG mode → PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | → Se | et the operation | on mode for | PG0 | | | | | |
| → PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | |) 1or 2 ste | p excitation (| Full step) | | | | | |
| PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | 1 1 to 2 ste | p excitation | (Half step) /F | PG mode | | | | |
| → PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | <u> </u> | | p ononauon | | 0 | | | | |
| → PG0 (Stepping motor control) rotation direction control 0 Normal rotation/PG mode | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| rotation direction control 0 Normal rotation/PG mode | | | | | | > P(| G0 (Stepping | motor contro | ol) | | | | | |
| 0 Normal rotation/PG mode | | rotation direction control | | | | | | | | | | | | |
| | | | | | | (| Normal r | otation/PG m | node | | | | | |
| 1 Reverse rotation | | | | | | | 1 Reverse | rotation | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | |
| Selecting PG0 write mode | | | | | | → Se | electina PG0 | write mode | | | | | | |
| | | | | | | |) 8-bit write | 9 | | | | | | |
| | | | | | | | 4-bit write | e/PG mode | | | | | | |
| 4-bit write/PG mode | | | | | | | 1 (Only the | shift alterna | te register ca | an be written.) | | | | |

Figure 3.9.2 Pattern Generation Control Register (PG01CR) (1/2)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|-------------|---|---|--|---|---|--|--|---|--|
| PG01CR | Bit symbol | PAT1 | CCW1 | PG1M | PG1TE | PAT0 | CCW0 | PG0M | PG0TE | |
| (1462H) | Read/Write | | R/ | W | | | R/ | W | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | PG1 write mode 0: 8-bit write 1: 4-bit write | PG1 rotation direction 0: Normal rotation 1: Reverse rotation | PG1 mode (Excitation) 0: 1 step excitation or 2 step excitation 1: 1 to 2 | PG1 trigger input enable 0: Disable 1: Enable | PG0 write mode 0: 8-bit write 1: 4-bit write | PG0 rotation direction 0: Normal rotation 1: Reverse rotation | PG0 mode (Excitation) 0: 1 step excitation or 2 step excitation 1: 1 to 2 | PG0 trigger input enable 0: Disable 1: Enable | |
| | | | | excitation | | | | excitation | | |
| | | | | | | 31 trigger inp Trigger in Trigger in Trigger in 0 1 0 1 0 1 <tr td=""></tr> | ut enable put disable f put enable fo on mode for ep excitation ep excitation | or PG1 or PG1 PG1 (Full step) (Half step) /F | 2G mode | |
| | | | | | | | | | | |
| | | | | | | G1 (Stepping | motor contro | ol) | | |
| | | | | | | 0 Normal r | otation/PG m | node | | |
| | | | | | | 1 Reverse | rotation | | | |
| | | | | | >Se | electing PG1 | write mode | | | |
| | | | | | | 0 8-bit write | e | | | |
| | | | | | | 1 4-bit write | e / PG mode | to vooistor | | |
| | | | | | | (Onit the | snift alternat | te register ca | n be written.) | |

Figure 3.9.3 Pattern Generation Control Register (PG01CR) (2/2)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------------------------|-------------|----------------------------------|---|--|--------------|--|------|------|------|--|--|
| PG0REG | Bit symbol | PG03 | PG02 | PG01 | PG00 | SA03 | SA02 | SA01 | SA00 | | |
| (1460H) | Read/Write | | V | V | | R/W | | | | | |
| Prohibit | After reset | 0 | 0 | 0 | 0 | Undefined | | | | | |
| read- modify- write | Function | Pattern ger PG0 ca port (P | neration 0 (Pe an be read by L) that is ass | G0) output lat / reading the igned to PG | tch register | Shift alternate register 0 for the PG mode (4-bit write) register | | | | | |

Figure 3.9.4 Pattern generation 0 register (PG0REG)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|-------------|-------------|----------------|---------------|--------------|--|------|------|------|--|--|
| PG1REG | Bit symbol | PG13 | PG12 | PG11 | PG10 | SA13 | SA12 | SA11 | SA10 | | |
| (1461H) | Read/Write | | V | V | | R/W | | | | | |
| | After reset | 0 | 0 | 0 | 0 | Undefined | | | | | |
| | Function | Pattern ger | neration 1 (P | G1) output la | tch register | Shift alternate register 1 | | | | | |
| | | (PG1 ca | an be read by | / reading the | | for the PG mode (4-bit write) register | | | | | |
| | | ∫ port (P | L) that is ass | igned to PG | J | | | | | | |

Figure 3.9.5 Pattern generation 1 register (PG1REG)



Figure 3.9.6 Pattern Generation Control Register 2 (PG01CR2)



Figure 3.9.7 Connection between Timer and Pattern Generator

(1) Pattern generation mode

When PG01CR < PATO > = "1", PG functions as a pattern generator. In this mode data is written from the CPU to the shift alternate register only. The pattern data is then written from the shift alternate register to the pattern generator register synchronized to the shift trigger interrupt from the timer.

In this mode, PG01CR<PG0M> should be set to "1", PG01CR<CCW0> to "0", and PG01CR<PG0TE> to "1".

The output from the pattern generator goes to port L; since port or functions can be switched by the bit settings in the port function control register (PLFC) and port function control register 2 (PLFC2), any port pin can be assigned to pattern generator output.

Figure 3.3.9 shows the block diagram for this mode.



Figure 3.9.8 Example of Pattern Generation Mode



Figure 3.9.9 Pattern Generation Mode Block Diagram (PG0)

In pattern generation mode, only writing to the output latch can be disabled by hardware. All other functions behave in the same way as 1 to 2 step excitation in stepping motor control port mode. Hence, data shifted on the trigger signal from a timer must be written before the next trigger signal is output.

- (2) Stepping motor control mode
- a. 4-phase 1-step/2-step excitation

Figure 3.9.10 and Figure 3.9.11 show the output waveforms for 4-phase 1 excitation and 4-phase 2 excitation respectively when channel 0 (PG0) is selected.



Note: bn indicates the initial value of PG0REG \leftarrow b7 b6 b5 b4 $\times \times \times \times$

(1) Normal rotation



(2) Reverse rotation

Figure 3.9.10 Output Waveforms for 4-Phase 1-Step Excitation

(Normal rotation and Reverse rotation)

| Trigger signal from timer | [| Π | Л | | | | |
|---------------------------|----|----|----|----|----|------|--|
| PG00 (PL0) | b4 | b7 | b6 | b5 | b4 | | |
| PG01 (PL1) | b5 | b4 | b7 | b6 | b5 | | |
| PG02 (PL2) | b6 | b5 | b4 | b7 | b6 | | |
| PG03 (PL3) | b7 | b6 | b5 | b4 | b7 | | |



ſ

Figure 3.9.11 Output Waveforms for 4-Phase 2-Step Excitation (Normal rotation)

The output from PG0 (PL) is latched on the rising edge of the trigger signal from the timer.

The direction of shift is specified by the setting of PG01CR<CCW0>: Normal rotation (PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03) is selected when <CCW0> is set to "0"; reverse rotation (PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03) is selected when <CCW0> is set to "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when 4-phase 1-step/2-step excitation mode is selected.

Figure 3.9.12 shows the block diagram.



Figure 3.9.12 Block Diagram 4-Phase 1-step Excitation/2-step Excitation (Normal rotation)

b. 4-phase 1 to 2 step excitation

Figure Figure 3.9.12 shows the output waveforms for 4-phase 1 to 2 step excitation.

| Trigger signal from timer | [| <u></u> | | | | | | |
|------------------------------|-----|---------|----|----|----|----|----|----|
| PG00 (PL0) | b4 | b0 | b7 | b3 | b6 | b2 | b5 | b1 |
| PG01 (PL1) | b5 | b1 | b4 | b0 | b7 | b3 | b6 | b2 |
| PG02 (PL2) | b6 | b2 | b5 | b1 | b4 | b0 | b7 | b3 |
| PG03 (PL3) | b7 | b3 | b6 | b2 | b5 | b1 | b4 | b0 |
| , | T I | | | | | | | |

Initial value of PG0REG = 11001000

Initial value of PG0REG = 11001000

Note: bn denotes the initial value PG0REG \leftarrow b7 b6 b5 b4 b3 b2 b1 b0

| Trigger signal from timer | [| | | | | | | |
|------------------------------|----|----|----|----|----|----|----|----|
| PG00 (P60) | b4 | b1 | b5 | b2 | b6 | b3 | b7 | b0 |
| PG01 (P61) | b5 | b2 | b6 | b3 | b7 | b0 | b4 | b1 |
| PG02 (P62) | b6 | b3 | b7 | b0 | b4 | b1 | b5 | b2 |
| PG03 (P63) | b7 | b0 | b4 | b1 | b5 | b2 | b6 | b3 |

(1) Normal rotation

(2) Reverse rotation

Figure 3.9.12 Output Waveforms for 4-phase 1 to 2 step Excitation

(Normal rotation and reverse rotation)

The initialization sequence for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value b7 b6 b5 b4 b3 b2 b1 b0 to b7 b3 b6 b2 b5 b1 b4 b0, three consecutive bits are set to 1 and the other bits are set to 0 (Positive logic).

For example, if b7, b3, and b6 are set to 1, the initial value becomes 11001000, producing the output waveforms shown in Figure 3.9.12.

To generate a negative logic output waveform, the 1's and 0's in the initial value must be inverted. For example, to change the output waveform shown in Figure 3.9.12 negative logic, change the initial value to 00110111.

The operation will be explained below for channel 0.

The output from PG0 (PL) and from the shift alternate register (SA0) for pattern generation is latched on the rising edge of the trigger signal from the timer. The shift direction is set by PG01CR<CCW0>.

Figure 3.9.13 shows the block diagram.



Figure 3.9.13 Block Diagram for 4-phase 1 to 2-step Excitation (Normal rotation)

Setting example: To drive channel 0 (PG0) using 4-phase 1 to 2-step excitation (Normal rotation) when timer 0 is selected, set each register as follows.

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------------|----------------------------|---|---|---|---|---|---|---|---|--|--|
| TA01RUN | ← 0 | Х | Х | Х | _ | 0 | 0 | 0 | Stop timer 0, and clear it to zero. | | |
| TA01MOD | ← 0 | 0 | 0 | 0 | - | _ | 0 | 1 | Set 8-bit timer mode and select ϕ T1 as the inpuctor clock. | | |
| TA1FFCR | ← X | Х | Х | Х | 1 | 0 | 1 | 0 | Clear TA1FF to zero and enable the inversio trigger using timer 0. | | |
| TA0REG | $\leftarrow *$ | * | * | * | * | * | * | * | Set the cycle in the timer register. | | |
| PLCR | \leftarrow – | _ | _ | _ | 1 | 1 | 1 | 1 | | | |
| PLFC | \leftarrow – | _ | _ | _ | 1 | 1 | 1 | 1 | Set bits PL0 to PL3 to PG0 output. | | |
| PLFC2 | ← - | _ | _ | _ | 0 | 0 | 0 | 0 | | | |
| PG01CR | ← - | - | - | - | 0 | 0 | 1 | 1 | Select PG0 4-phase 1 to 2-step excitation mode and normal rotation. | | |
| PG0REG | ← 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | Set an initial value. | | |
| TA01RUN | ← 0 | Х | Х | Х | - | 1 | — | 1 | Start timer 0. | | |
| X: Don't ca | X: Don't care、-: No change | | | | | | | | | | |

(3) Trigger signal from timer

The trigger signal from the timer used by PG is not the same as the trigger signal for the timer flip-flop (TA1FF, TA3FF, TB0FF0, TB0FF1, TB1FF0 and TB1FF1); they differ as shown in Table 3.9.1 depending on the operation mode of the timer.

| | TA1FF Inversion | PG Shift |
|-------------------|---|---|
| 8-bit timer mode | Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis> | Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis> |
| 16-bit timer mode | When the up counter value matches both TA0REG and TA1REG values (the value of up counter = TA1REG $\times 2^8$ + TA0REG). | When the up counter value matches both TA0REG and TA1REG values (the value of up counter = TA1REG $\times 2^8$ + TA0REG). |
| PPG output mode | When the up counter value matches both TA0REG and TA1REG. | When the up counter value matches TA1REG value (PPG cycle). |
| PWM output mode | When the up counter value matches TA0REG value and PWM cycle. | Trigger signal for PG is not generated. |

Table 3.9.1 Trigger Signal Selection

Note: To shift PG, TA1FFCR<TA1FFIE> must be set to 1 to enable TA1FF inversion.

PG can be synchronized with the 16-bit timer timer 0/16-bit timer 1. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up counter UC0/UC1 value matches TB0RG1H/L/TB1RG1H/L.

(4) Application of PG and timer output

As explained in the previous section trigger signal from timer, the timings for shifting PG and inverting TFF differ depending on the timer mode. An application which operates PG while operating an 8-bit timer in PPG mode is explained below.

To drive a stepping motor, a synchronizing signal is required for the excitation timing, in addition to the value of each phase (PG output). In this application, port L is used as a stepping motor control port to output a synchronizing signal to the TA1OUT pin (shared with PF1).





Setting example:

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------------|-----------------------------|---|---|---|---|---|---|---|--|----|--|
| TA01RUN | ← 0 | x | x | x | Ľ | 0 | 0 | Õ | Stop timer 0, 1 and clear it to zero | | |
| | 2 1 | 0 | x | x | x | x | ñ | 1 | Set timer 0, 1 to PPC output mode and select ϕ | Т1 | |
| IAUTWOD | τ I | 0 | Λ | Λ | Λ | Λ | 0 | • | Set time 0, 1 to 11 C output mode and select φ | | |
| | v | v | v | v | ~ | | | v | | | |
| TATEFCR | $\leftarrow x$ | X | X | Х | 0 | 1 | 1 | X | Enable TATEF Inversion and set TATEF to "1". | | |
| TA0REG | $\leftarrow *$ | * | * | * | * | * | * | * | Set the duty of TA1OUT to TA0REG. | | |
| TA1REG | $\leftarrow *$ | * | * | * | * | * | * | * | Set the cycle of TA1OUT to TA1REG. | | |
| PFCR | ← X | _ | _ | _ | _ | _ | 1 | _ | | | |
| PFFC | ← X | _ | _ | _ | _ | _ | 1 | _ | | | |
| PLCR | \leftarrow - | _ | _ | _ | 1 | 1 | 1 | 1 |) | | |
| PLFC | \leftarrow - | _ | _ | _ | 1 | 1 | 1 | 1 | Assign PL0 to PL3 as PG0. | | |
| PLFC2 | \leftarrow - | _ | _ | _ | 0 | 0 | 0 | 0 | | | |
| PG01CR | ← - | _ | _ | _ | 0 | 0 | 0 | 1 | Set PG0 to 4-phase 1-step excitation mode. | | |
| PG0REG | ← * | * | * | * | * | * | * | * | Set an initial value. | | |
| TA01RUN | ← 0 | Х | Х | Х | _ | 1 | 1 | 1 | Start timer 0, 1. | | |
| X: Don't d | X: Don't care、 -: No change | | | | | | | | | | |

3.10 Serial Channels (SIO)

TMP92CM27 includes 4 serial I/O channels. Each channel is called SIO0, SIO1, SIO2 and SIO3. For all both channels either UART Mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.



In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (Multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams for each channel. Each channel is structured in prescaler, serial clock generation circuit, receiving buffer and control circuit, and transfer buffer and control circuit.

Serial channels 0 to 3 can be used independently.

All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

| | Channel 0 | Channel 1 | Channel 2 | Channel 3 |
|-----------|-------------------|-------------------|-------------------|-------------------|
| Pin name | TXD0 (PA1) | TXD1 (PA4) | TXD2 (PD4) | TXD3 (PL1) |
| | RXD0 (PA0) | RXD1 (PA3) | RXD2 (PD3) | RXD3 (PL0) |
| | CTS0 /SCLK0 (PA2) | CTS1 /SCLK1 (PA5) | CTS2 /SCLK2 (PD5) | CTS3 /SCLK3 (PL2) |
| IrDA mode | Yes | Non | Non | Non |

Table 3.10.1 Differences between each Channels

This chapter contains the following sections:

3.10.1 Block Diagram

3.10.2 Operation of Each Circuit

 $3.10.3 \; \mathrm{SFRs}$

3.10.4 Operation in Each Mode

 $3.10.5\ {\rm Support}$ for IrDA Mode

• Mode 0 (I/O interface mode)



• Mode 1 (7-bit UART mode)



• Mode 2 (8-bit UART mode)



• Mode 3 (9-bit UART mode)



Figure 3.10.1 Data Format

3.10.1 Block Diagram



Figure 3.10.2 Block Diagram of SIO0



Figure 3.10.3 Block Diagram of SIO1



Figure 3.10.4 Block Diagram of SIO2



Figure 3.10.5 Block Diagram of SIO3

3.10.2 Operation of Each Circuit

(1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

| System | Clock Gear | Clock Resolution | | | | | | |
|--------------------------|---------------------------------------|---------------------|---------------------|---------------------|----------------------|--|--|--|
| Clock <sysck></sysck> | <gear2:0></gear2:0> | φ Τ 0 | φT2 | φ T 8 | φT32 | | | |
| | 000 (fc) | 2 ^{2/} fc | 2 ⁴ / fc | 2 ^{6/} fc | 2 ^{8/} fc | | | |
| | 001 (^{fc} / ₂) | 2 ³ / fc | 2 ⁵ / fc | 2 ⁷ / fc | 2 ^{9/} fc | | | |
| | 010 (^{fc} /4) | 2 ⁴ / fc | 2 ^{6/} fc | 2 ^{8/} fc | 2 ¹⁰ / fc | | | |
| 0 (fc) | 011 (^{fc} /8) | 2 ^{5/} fc | 2 ^{7/} fc | 2 ^{9/} fc | 2 ^{11/} fc | | | |
| | 100 (^{fc} / ₁₆) | 2 ^{6/} fc | 2 ^{8/} fc | 2 ^{10/} fc | 2 ^{12/} fc | | | |

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

XXX:Don't care

The serial interface baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T3$, or $\phi T32$, is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

- In UART mode
- (1) When BR0CR<BR0ADDE> = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N (N = 1, 2, 3 ... 16), which is set in BR0CR<BR0S3:0>.

(2) When BROCR < BROADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N (N = 2, 3 ... 15) set in BR0CR<BR0S3:0> and the value of K (K = 1, 2, 3 ... 15) set in BR0ADD<BR0K3:0>.

Note: If N = 1 and N = 16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> register to "0".

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Clear BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

UART mode

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$

• I/O interface mode

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$

Integer divider (N divider)

For example, when the $f_c = 12.288$ MHz, the input clock frequency = $\phi T2$, the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

* Clock state

System clock: High speed (fc) High speed gear: 1 time (fc) Baud rate = $\frac{fc/16}{5} \div 16$

 $= 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600$ (bps)

- Note: The N + (16 K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.
- N + (16 K)/16 divider (UART mode only)

Accordingly, when fc = 4.8 MHz, the input clock frequency = ϕ T0, the frequency divider N (BR0CR<BR0S3:0>) = 7, K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate is as follows:

* Clock state

System clock: High speed (fc)

High speed gear: 1 time (fc)

Baud rate =
$$\frac{\text{tc/4}}{7 + \frac{(16 - 3)}{16}} \div 16$$

= $4.8 \times 10^6 \div 16 \div (7 + \frac{13}{16}) \div 16 = 9600 \text{ (bps)}$

Table 3.10.3 and Table 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) $\ge 4/fc$

• In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) \geq 16/fc

| | (which doing badd rate generat | | | JE: = 0) | |
|------------|--|--------------|--------|----------|-------|
| fc [MHz] | Input Clock Divider N (Set to BR0CR <br0s3:0>)</br0s3:0> | φ Τ Ο | φT2 | φT8 | φT32 |
| 9.830400 | 2 | 76.800 | 19.200 | 4.800 | 1.200 |
| \uparrow | 4 | 38.400 | 9.600 | 2.400 | 0.600 |
| \uparrow | 8 | 19.200 | 4.800 | 1.200 | 0.300 |
| \uparrow | 0 | 9.600 | 2.400 | 0.600 | 0.150 |
| 12.288000 | 5 | 38.400 | 9.600 | 2.400 | 0.600 |
| \uparrow | A | 19.200 | 4.800 | 1.200 | 0.300 |
| 14.745600 | 2 | 115.200 | | | |
| \uparrow | 3 | 76.800 | 19.200 | 4.800 | 1.200 |
| \uparrow | 6 | 38.400 | 9.600 | 2.400 | 0.600 |
| \uparrow | С | 19.200 | 4.800 | 1.200 | 0.300 |

Table 3.10.3 UART Baud Rate Selection

(when using baud rate generater and BR0CR<BR0ADDE> = 0) Unit (kbps)

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when f_{SYS} is selected as the system clock, f_{SYS} /1 is selected as the clock gear.

(when using trigger output of TMRA0 and input clcok of TMRA0 is ϕ T1.)

| | | | | | Unit (KDps) |
|---------|--------|-------|--------|-------|-------------|
| fc | 12.288 | 12 | 9.8304 | 8 | 6.144 |
| TA0REG0 | MHz | MHz | MHz | MHz | MHz |
| 1H | 96 | | 76.8 | 62.5 | 48 |
| 2H | 48 | | 38.4 | 31.25 | 24 |
| 3H | 32 | 31.25 | | | 16 |
| 4H | 24 | | 19.2 | | 12 |
| 5H | 19.2 | | | | 9.6 |
| 8H | 12 | | 9.6 | | 6 |
| AH | 9.6 | | | | 4.8 |
| 10H | 6 | | 4.8 | | 3 |
| 14H | 4.8 | | | | 2.4 |

Method for calculating the transfer rate (when TMRA0 is used):

Transfer rate =
$$\frac{f_{FPH}}{TA0REG \times 2^3 \times 16}$$

(When input clock of TMRA0 is ϕ T1)

Note 1: The TMRA0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when f_c is selected as the system clock, f_c is selected as the clock gear.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clocks, the internal system clock f_{SYS}, the trigger output signal from TMRA0 or the external clock (SCLK0 pin) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode that counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times – on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0, and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0, and 1 are taken to be 0.

(5) Receiving control

• In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the RXD0 pin is sampled on the rising or falling edge of the shift clock which is output on the SCLK0 pin according to the SCOCR < SCLKS > setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 pin is sampled on the rising or falling edge of the SCLK input, according to the SC0CR<SCLKS> setting.

• In UART mode

The receiving control block has a circuit that detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated.

The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1.

However, unless receiving buffer 2 (SCOBUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SCOCR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

SIO interruption mode can be set up by the SIMC register.

(7) Transmission counter

The transmission counter is a 4-bit binary counter that is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.



Figure 3.10.6 Generation of Transmission Clock

- (8) Transmission controller
 - In I/O interface mode

In SCLK output mode with the setting SCOCR < IOC > = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR <SCLKS> setting.

In SCLK input mode with the setting SCOCR < IOC > = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR < SCLKS > setting.

• In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Serial channels 0 and 1 each has a $\overline{\text{CTS}}$ pin. Use of this pin allows data can be sent in units of one data format; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD0<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin condition is high level, after completed the current data transmission, data transmission is halted until the $\overline{\text{CTS0}}$ pin state is low again. However, the INTTX0 interrupt is generated, it requests the next send data to the CPU. The next data is written in the transmission buffer and data transmission is halted.

Though there is no $\overline{\text{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to be the $\overline{\text{RTS}}$ function. The $\overline{\text{RTS}}$ should be output "High" to request send data halt after data receive is completed by software in the receive interrupt routine.







Note 1: If the CTS signal goes high during transmission, will be stop next transmission data after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal has fallen.

Figure 3.10.8 CTS (Clear to send) Signal Timing
(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTXO interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SCOBUF. The data is transmitted after the parity bit has been stored in SCOBUF<TB7> in 7-bit UART mode or in SCOMOD0<TB8> in 8-bit UART mode. SCOCR<PE> and SCOCR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

- (INTRX interrupt routine)
- 1) Read receiving buffer
- 2) Read error flag
- 3) if <OERR> = "1" then
 - a) Set to disable receiving (Program "0" to SC0MOD0<RXE>)
 - b) Wait to terminate current frame
 - c) Read receiving buffer
 - d) Read error flag
 - e) Set to enable receiving (Program "1" to SC0MOD0<RXE>)
 - f) Request to transmit again
- 4) Other

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

(12) Timing generation

1. In UART mode

Receiving

| Mode | 9 Bits | 8 Bits + Parity | 8 Bits, 7 Bits + Parity, 7 Bits |
|---------------------------------|------------------------------|------------------------------------|---------------------------------|
| Interrupt generation timing | Center of last bit (Bit8) | Center of last bit (Parity bit) | Center of stop bit |
| Framing error generation timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity error generation timing | _ | Center of last bit (Parity bit) | Center of stop bit |
| Overrun error generation timing | Center of last bit (Bit8) | Center of last bit (Parity bit) | Center of stop bit |

Note: In 9 Bits mode and 8 Bits + Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmission

| Mode | 9 Bits | 8 Bits + Parity | 8 Bits, 7 Bits + Parity, 7 Bits |
|-----------------------------|-------------------------------------|--|-------------------------------------|
| Interrupt generation timing | Just before stop bit is transmitted | Just before stop bit is transmitted | Just before stop bit is transmitted |

2. In I/O interface mode

| Transmission interrupt | SCLK output mode | Immediately after last bit data. (See Figure 3.10.31) |
|---------------------------|------------------|--|
| timing | SCLK input mode | Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.10.32) |
| Receiving interrupt | SCLK output mode | Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.33) |
| timing | SCLK input mode | Timing used to transfer received data to receive buffer 2 (SC0BUF) (e.g., immediately after last SCLK). (See Figure 3.10.34) |

3.10.3 SFRs

SC0MOD0 (1202H)

| | 7 | 7 | 6 | 6 | 5 | 5 | | 4 | 3 | 2 | | 1 | 0 | | |
|-------------|------------------|------------|-------------------|-------------|-----------------|----------------------|----------------|------------|---------------------|---|----------------------------------|-------------------|----------------------------|---|---|
| Bit symbol | TE | 38 | СТ | SE | RX | Έ | N | /U | SM1 | SM0 | S | C1 | SC0 | | |
| Read/Write | | | | | | | | R/ | W | · | | | | | |
| After reset | (|) | (| 0 | | 0 | | 0 | | C | 0 | 0 | (|) | 0 |
| Function | Transf data b | ier it8 | Hands function | shake on | Receive control | | Wake functi | up on | Serial trai mode | ismission | Serial (UAR | transn T) | nission clock | | |
| | | | contro | bl | 0: Rec | ceive 0: Disable 00: | | 00: I/O in | erface mode | 00: Ti | mer A0 |) trigger | | | |
| | | | 0: CT | S | disa | able | 1: En | able | 01: 7-bit l | JART mode | 01: Ba | aud rat | e generator | | |
| | | | disa | able | 1: Rec | ceive | | | 10: 8-bit l | JART mode | 10: In | ternal o | clock f _{svs} | | |
| | | | ena | 5 able | ena | bie | | | 11: 9-bit l | JART mode | 11: E: (S | kternal CLK0 i | clcok nput) | | |
| | | | | | | | | | | | | | I | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | → Seria | transmission | clock sou | irce (U | – ART) | | |
| | | | | | | | | | 00 | TMRA0 trigg | er output | signal | , | | |
| | | | | | | | | | 01 | Baud rate ge | enerator | - | | | |
| | | | | | | | | | 10 | Internal cloc | k f _{sys} | | | | |
| | | | | | | | | | 11 | External close | k (SCLK |) input) | | | |
| | | | | | | | | | Note: | The clock se mode is cont register (SC0 | lection fo rolled by)CR). | the I/C | D interface ial control | | |
| | | | | | | | | | > Seria | transmission | mode | | | | |
| | | | | | | | | | 00 | I/O interface | mode | | | | |
| | | | | | | | | | 01 | | 7 | -bit mo | de | | |
| | | | | | | | | | 10 | UART mode | 8 | -bit mo | de | | |
| | | | | | | | | | 11 | | 9 | -bit mo | de | | |
| | | | | | | | | | → Wake | up function | | | | | |
| | | | | | | | | | | 9-bit UART | | Othe | r modes | | |
| | | | | | | | | | 0 | Interrupt ger when data is | erated received | - Don'i | care | | |
| | | | | | | | | | 1 | Interrupt ger only when R | erated B8 = 1 | Don | Carc | | |
| | | | | | | | | | > Rece | iving function | | | | | |
| | | | | | | | | | 0 | Receive disa | abled | | | | |
| | | | | | | | | | 1 | Receive ena | bled | | | | |
| | | | | | | | | | Hand | lshake functio | n(CTS p | in) | | | |
| | | | | | | | | | 0 | Disabled (Al | ways tran | sferabl | e) | | |
| | | | | | | | | | 1 | Enabled | | | | | |
| | | | | | | | | | | mission data | bit8 | | | | |

Figure 3.10.9 Serial Mode Control Register 0 (for SIO0 and SC0MOD0)



Figure 3.10.10 Serial Mode Control Register 0 (for SIO1 and SC1MOD0)



Figure 3.10.11 Serial Mode Control Register 0 (for SIO2 and SC2MOD0)



Figure 3.10.12 Serial Mode Control Register 0 (for SIO3 and SC3MOD0)



Figure 3.10.13 Serial Control Register (for SIO0 and SC0CR)



Figure 3.10.14 Serial Control Register (for SIO1 and SC1CR)



Figure 3.10.15 Serial Control Register (for SIO2 and SC2CR)



Figure 3.10.16 Serial Control Register (for SIO3 and SC3CR)

7

6

0

| ROCR | Bit symbol | - | BR0ADDE | BR0CK1 | BR0CK0 | BR0S3 | BR0S2 | BR0S1 | BR0S0 |
|------------|---|----------------------|--|-------------------------------|---------------------------------------|---|---|---|-----------------|
| sH) | Read/Write | | • | | R/V | V | | | • |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | Always write "0". | + (16 – K)/16 division 0: Disable 1: Enable | 00: φT0 01: φT2 10: φT8 | | Setting of th | ne divided fre | equency | |
| | | <u> </u> | | 11: 0132 | | | | | |
| | | \downarrow | | | ↓ | | | | |
| | + (16 – K)/16 | divisions e | nable | Setting the | input clock o | f baud rate g | enerator | | |
| | 0 Disable | e | | 00 Inte | ernal clock _{\$} T | 0 | | | |
| | 1 Enable | | | 01 Inte | ernal clock _{\$7} | 2 | | | |
| | | | | 10 1 1 | | · 0 | | | |
| | | | | 10 Inte | ernal clock ø i ernal clock øT | 8 32 | | | |
| | | 7 | 6 | 10 Inte 11 Inte | ernal clock φT ernal clock φT 4 | 8 32 3 | 2 | 1 | 0 |
| DD | Bit symbol | 7 | 6 | 10 Inte | ernal clock øl | 8 32 3 BR0K3 | 2 BR0K2 | 1 BR0K1 | 0 BR0K0 |
| DD H) | Bit symbol Read/Write | 7 | 6 | 10 Inte | ernal clock ø i ernal clock øT | 8 32 3 BR0K3 | 2 BR0K2 | 1 BR0K1 W | 0 BR0K0 |
| DD H) | Bit symbol Read/Write After reset | 7 | 6 | 10 Inte | ernal clock φ I ernal clock φT | 8 32 3 BR0K3 0 | 2 BR0K2 R/ 0 | 1 BR0K1 W 0 | 0 BR0K0 0 |
| .DD H) | Bit symbol Read/Write After reset Function | 7 | 6 | | 4 | 3 32 BR0K3 0 Sets freque (Divided by | 2 BR0K2 R/ 0 ncy divisor " N + (16 – K | 1 BR0K1 /W 0 K")/16). | 0 BR0K0 0 |
| \DD ·H) | Bit symbol Read/Write After reset Function | 7 | 6 Sets baud r | 10 Inte | 4 | 8 32 BR0K3 0 Sets freque (Divided by | 2 BR0K2 R/ 0 ncy divisor " N + (16 – K | 1 BR0K1 /W 0 K")/16). | 0 BR0K0 0 |
| .DD H) | Bit symbol Read/Write After reset Function | 7 | 6 Sets baud r BR0CR• | ate generate | pr frequency DE> = 1 | 3 32 32 BR0K3 0 Sets freque (Divided by divisor ← BR0CF | 2 BR0K2 R/ 0 ncy divisor " N + (16 – K | 1 BR0K1 W 0 K")/16). DE> = 0 | 0 BR0K0 0 |

5

4

3

2

1

| | BRUCKSBRU | $ADDE^{2} = 1$ | BRUCK <bruadde> = 0</bruadde> |
|---------------------|---------------|----------------|-------------------------------|
| BROCR | 0000 (N = 16) | 0010 (N = 2) | 0001 (N = 1) (UART only) |
| <br0s3:0></br0s3:0> | or | 2 | 2 |
| BROADD | 0001 (N = 1) | 1111 (N = 15) | 1111 (N = 15) |
| <br0k3:0></br0k3:0> | | | 0000 (N = 16) |
| 0000 | Disable | Disable | Divided by N |
| 0001 (K = 1) | Disable | Divided by | |
| 2 | | N + (16-K) /16 | |
| 1111 (K = 15) | | | |

Note1:Availability of +(16-K)/16 division function

| / | UART mode | I/O mode |
|---------|-----------|----------|
| 2 to 15 | 0 | × |
| 1 , 16 | × | × |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used.

Figure 3.10.17 Baud Rate Generator Control (for SIO0, BR0CR, and BR0ADD)

| | / | 7 | 6 | 5 | | 4 | 3 | 2 | 1 | 0 |
|-------------|--------------|----------------------|--|--------------------------------------|-------------------|------------------|--------------|---|--------------------------------------|----------|
| 1CR | Bit symbol | - | BR1ADDE | BR1C | :K1 | BR1CK0 | BR1S3 | BR1S2 | BR1S1 | BR1S0 |
| 0BH) | Read/Write | | | | R/W | | | | | |
| | After reset | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 |
| | Function | Always write "0". | + (16 – K)/16 division 0: Disable 1: Enable | 00: φΤ 01: φΤ 10: φΤ 11: φΤ | 0 2 8 32 | | | Divided freq | uency setting | 9 |
| | | ↓ | | | | | | | | |
| | +(16 - K)/16 | | enable | Input c | lock | selection for | baud rate ge | enerator | | |
| | | 90 .d | | 00 | Inte | | 0 | | | |
| | I Enable | a | | 10 | Inte | | 2 | | | |
| | | | | 10 | | | | | | |
| | | 7 | 6 | 5 | | 4 | 2 | 2 | 1 | 0 |
| | | | 0 | 5 | | 4 | 3 | 2 | | 0 |
| ADD (CH) | Bit symbol | | | | | | BR1K3 | BR1K2 | BR1K1 | BR1K0 |
| (011) | After report | | | | | | 0 | | 0 | 0 |
| | Function | | | | | | (E | Set frequent | ∪ 0 cy divisor "K + (16 – K)/1 | , 6). |
| | | | Baud rate gene | rator fre | quer | ncy divisor se | etting < | | | |
| | | | BR1CR< | SR1A | DD | E> = 1 | BR1CR | <br1ad< td=""><td>)E> = 0</td><td></td></br1ad<> |)E> = 0 | |
| | BR' | 1CR | 0000 (N - 16) | 3) | 00 | 010 (N = 2) | 0001 (| N = 1) (UAR) | T only) | |

| BR1CR <br1s3:0> BR1ADD <br1k3:0></br1k3:0></br1s3:0> | 0000 (N = 16) or 0001 (N = 1) | 0010 (N = 2) 1111 (N = 15) | 0001 (N = 1) (UART only) to 1111 (N = 15) 0000 (N = 16) |
|---|-------------------------------------|---------------------------------|--|
| 0000 | Disable | Disable | Divided by N |
| 0001 (K = 1) | Disable | Divided by N + (16 – K) / 16 | |

Note1:Availability of +(16-K)/16 division function

| N | UART mode | I/O mode |
|---------|-----------|----------|
| 2 to 15 | 0 | × |
| 1,16 | × | × |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used.

Figure 3.10.18 Baud Rate Generater Control (for SIO1, BR1CR, and BR1ADD)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------------|---------------|----------------------|--|-------------------|----------------------------|--------------|---|-------------------------------|----------|--|
| 2CR | Bit symbol | - | BR2ADDE | BR2CK1 | BR2CK0 | BR2S3 | BR2S2 | BR2S1 | BR2S0 | |
| 13H) | Read/Write | Read/Write | | | R/W | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | Always write "0". | + (16 – K)/16 division 0: Disable 1: Enable | 00: | | | Divided freq | uency setting | g | |
| | | Ļ | | | | | | | | |
| | + (16 – K)/16 | divisions e | enable | Input clock | selection for | baud rate ge | enerator | | | |
| | 0 Disable | ed . | | 00 Inte | ernal clock _o T | 0 | | | | |
| | 1 Enable | d | | 01 Internal clock | | | | | | |
| | | | | 10 Internal clock | | | | | | |
| | | | | | επαι είοςκ φτ | 32 | | | | |
| | | 7 | 6 | 5 | 4 | 2 | 2 | 1 | 0 | |
| | | | 0 | 5 | 4 | 5 | 2 | I | 0 | |
| 2ADD 0CH) | Bit symbol | | | | | BR2K3 | BR2K2 | BR2K1 | BR2K0 | |
| , | After report | | | | | 0 | | 0 | 0 | |
| | Function | | | | | 0 | 0 | 0 | U | |
| | | | | | | ([| Set frequend Divided by N | cy divisor "K + (16 – K)/1 | " 6). | |
| | | | • | | • | | | | | |
| | | | Baud rate gene | rator freque | ncy divisor se | etting 🔶 | | | | |
| | | | BR2CR< | BR2ADD | E> = 1 | BR2CR | <br2add< td=""><td>DE> = 0</td><td></td></br2add<> | DE> = 0 | | |
| | BR | 2CR | | | 010 (N - 2) | 0001(| | T only) | | |

| | DIVEOR | | |
|---|-------------------------------------|---------------------------------|--|
| BR2CR <br2s3:0> BR2ADD <br2k3:0></br2k3:0></br2s3:0> | 0000 (N = 16) or 0001 (N = 1) | 0010 (N = 2) 1111 (N = 15) | 0001 (N = 1) (UART only) to 1111 (N = 15) 0000 (N = 16) |
| 0000 | Disable | Disable | Divided by N |
| 0001 (K = 1) | Disable | Divided by N + (16 – K) / 16 | |

Note1:Availability of +(16-K)/16 division function

| z | UART mode | I/O mode | | | |
|---------|-----------|----------|--|--|--|
| 2 to 15 | 0 | × | | | |
| 1 , 16 | × | × | | | |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR2CR <BR2ADDE> to 1 after setting K (K = 1 to 15) to BR2ADD<BR2K3:0> when +(16-K)/16 division function is used.

Figure 3.10.19 Baud Rate Generater Control (for SIO2, BR2CR, and BR2ADD)

| | 7 | | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|------|---------------|----------------------|--|---|-----------------------------|-------------------------------|-------|-------|-------|--|--|
| BCR | Bit symbol | _ | BR3ADDE | BR3CK1 | BR3CK0 | BR3S3 | BR3S2 | BR3S1 | BR3S0 | | |
| 1BH) | Read/Write | | | R/W | | | | | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | Function | Always write "0". | + (16 – K)/16 division 0: Disable 1: Enable | 00: φT0 01: φT2 10: φT8 11: φT32 | | Divided frequency setting | | | | | |
| | | ↓ ↓ | | ↓ ↓ | | | | | | | |
| | + (16 – K)/16 | divisions e | enable | Input clock | selection for | | | | | | |
| | 0 Disable | ed | | 00 Int | ernal clock _{\$} T | 0 | | | | | |
| | 1 Enable | d | | 01 Int | ernal clock _{\$} T | 2 | | | | | |
| | | | | 10 Int | ernal clock | -8 | | | | | |
| | | | | | επαι είσεκ φι | 52 | | | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| 3ADD | Bit symbol | | | | / | BR3K3 | BR3K2 | BR3K1 | BR3K0 | | |
| 1CH) | Read/Write | | | | | | R | W | | | |
| | After reset | | | | | 0 | 0 | 0 | 0 | | |
| | Function | | Set frequen Divided by N | cy divisor "K' + (16 – K)/10 | , 6). | | | | | | |
| | | | Baud rate gene | rator freque | ency divisor se | etting - | | | | | |
| | | | BR3CR< | BR3ADD |)E>=1 | BR3CR <br3adde> = 0</br3adde> | | | | | |
| | BR | BCR | 0000 (N - 16 | 3) (| 010 (N = 2) | 0001 (N = 1) (UART only) | | | | | |

| | BIGOIC BIG | | | | | |
|---|-------------------------------------|---------------------------------|--|--|--|--|
| BR3CR <br3s3:0> BR3ADD <br3k3:0></br3k3:0></br3s3:0> | 0000 (N = 16) or 0001 (N = 1) | 0010 (N = 2) 1111 (N = 15) | 0001 (N = 1) (UART only) to 1111 (N = 15) 0000 (N = 16) | | | |
| 0000 | Disable | Disable | Divided by N | | | |
| 0001 (K = 1) | Disable | Divided by N + (16 – K) / 16 | | | | |

Note1:Availability of +(16-K)/16 division function

| N | UART mode | I/O mode | | | |
|---------|-----------|----------|--|--|--|
| 2 to 15 | 0 | × | | | |
| 1 , 16 | × | × | | | |

The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR3CR <BR3ADDE> to 1 after setting K (K = 1 to 15) to BR3ADD<BR3K3:0> when +(16-K)/16 division function is used.

Figure 3.10.20 Baud Rate Generater Control (for SIO3, BR3CR, and BR3ADD)



Figure 3.10.21 Serial Transmission/Receiving Buffer Register (for SIO0 and SC0BUF)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|-------------|---------|---------|---|---|---|---|---|---|
| SC0MOD1 (1205H) | Bit symbol | I2S0 | FDPX0 | | | | | | |
| | Read/Write | R/W | R/W | | | | | | |
| | After reset | 0 | 0 | | | | | | |
| | Function | IDLE2 | Duplex | | | | | | |
| | | 0: Stop | 0: Half | | | | | | |
| | | 1:Run | 1: Full | | | | | | |

Figure 3.10.22 Serial Mode Control Regsiter 1 (for SIO0 and SC0MOD1)



Figure 3.10.23 Serial Transmission/Receiving Buffer Register (for SIO1 and SC1BUF)

| SC1MOD1 | |
|---------|--|
| (120DH) | |

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|-------------|---------|---------|---|---|---|---|---|---|
| DD1 | Bit symbol | I2S1 | FDPX1 | | | | | | |
| I) | Read/Write | R/W | R/W | | | | | | |
| | After reset | 0 | 0 | | | | | | |
| | Function | IDLE2 | Duplex | | | | | | |
| | | 0: Stop | 0: Half | | | | | | |
| | | 1: Run | 1: Full | | | | | | |

Figure 3.10.24 Serial Mode Control Regsiter 1 (for SIO1 and SC1MOD1)



Figure 3.10.25 Serial Transmission/Receiving Buffer Register (for SIO2 and SC2BUF)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------|-------------|---------|---------|---|---|---|---|---|---|
| SC2MOD1 (1215H) | Bit symbol | I2S2 | FDPX2 | | | | | | |
| | Read/Write | R/W | R/W | | | | | | |
| | After reset | 0 | 0 | | | | | | |
| | Function | IDLE2 | Duplex | | | | | | |
| | | 0: Stop | 0: Half | | | | | | |
| | | 1: Run | 1: Full | | | | | | |

Figure 3.10.26 Serial Mode Control Regsiter 1 (for SIO2 and SC2MOD1)



Figure 3.10.27 Serial Transmission/Receiving Buffer Register (for SIO3 and SC3BUF)

| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---------|---------|---|---|---|---|---|---|
| SC3MOD1 | Bit symbol | I2S3 | FDPX3 | | | | | | |
| (121DH) | Read/Write | R/W | R/W | | | | | | |
| | After reset | 0 | 0 | | | | | | |
| | Function | IDLE2 | Duplex | | | | | | |
| | | 0: Stop | 0: Half | | | | | | |
| | | 1: Run | 1: Full | | | | | | |

Figure 3.10.28 Serial Mode Control Regsiter 1 (for SIO3 and SC3MOD1)

3.10.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.



Figure 3.10.29 Example of SCLK Output Mode Connection



Figure 3.10.30 Example of SCLK Output Mode Connection

1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is outputted, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.



Figure 3.10.31 Transmission Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, 8-bit data is output from the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is outputted, INTESO<ITX0C> will be set to generate INTTX0 interrupt.



Figure 3.10.32 Transmission Operation in I/O Interface Mode (SCLK0 input mode)

2. Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE> to 1.





In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRX0C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC0BUF according to the timing shown below) and INTESO<IRX0C> will be set again to be generate INTRX0 interrupt.



Figure 3.10.34 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: If receiving, set to the receive enable state (SC0MOD0<RXE> = 1) in both SCLK input mode and output mode.

3. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to "0" and set enable the interrupt level (1 to 6) to the transfer interrupts. In the transfer interrupt program, the receiving operation should be done like the below example before setting the next transfer data.

Example: Channel 0, SCLK output

Baud rate = 9600 bps $f_c = 19.6608 \text{ MHz}$

Main routine

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------------------------------|---|---|---|---|---|---|---|---|--|--|--|
| INTES0 | х | 0 | 0 | 1 | х | 0 | 0 | 0 | | | |
| PACR | _ | _ | _ | _ | _ | 1 | 1 | 0 | | | |
| | | | | | | 1 | 1 | 1 | | | |
| | _ | _ | _ | _ | _ | 1 | 1 | 1 | | | |
| PAFC2 | х | х | - | - | - | 0 | _ | - | | | |
| SC0MOD0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| SC0MOD1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| SC0CR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| BR0CR | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | | |
| SC0MOD0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | | |
| SC0BUF | * | * | * | * | * | * | * | * | | | |
| Transmission interrunt routine | | | | | | | | | | | |

Acc SCOBUF SCOBUF * * * * * * * * * X: Don't care, -: No change Set transmission interrupt level, and disable receiving interrupt. Set to PA0 (RXD0), PA1 (TXD0), and PA2 (SCLK0).

Set to I/O interface mode. Set to full duplex mode. Output SCLK, select rising edge. Set to 9600 bps. Set receive to enable. Set transmission data.

Read receiving data. Set transmission data. (2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0 < SM1:0 > to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).

Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode, a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below.



| Main routine | | | | | | | | | | |
|---------------|------|----------------|------|------|-----|----|----|-----|---|---|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| PACR | ← | _ | _ | _ | _ | _ | _ | _ | 0 | Cat DAG (DVDQ) to insult sin |
| PAFC | ← | - | - | _ | _ | _ | - | _ | 1 | Set PAU (RADU) to input pin. |
| SCOMOD | ← | - | 0 | 1 | Х | 1 | 0 | 0 | 1 | Set to 8-bit UART mode, set receives to enable |
| SC0CR | ← | Х | 0 | 1 | Х | Х | Х | 0 | 0 | Add odd parity. |
| BR0CR | ← | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Set to 9600 bps. |
| INTES0 | ← | Х | _ | _ | _ | Х | 1 | 0 | 0 | Set INTTX0 interrupt to enable, set to level 4. |
| | | | | | | | | | | |
| Interrupt rou | tine | pro | ces | sing | 9 | | | | | |
| Acc | ← | SC | COC | R A | ٨NE | 00 | 01 | 110 | 0 | Charle for over |
| if Acc | ≠ | ≠ 0 then ERROR | | | | | | | | |
| Acc | ← | SC | C0B | UF | | | | | | Read receiving data. |
| X : Don't car | e, – | : N | o cł | nan | ge | | | | | |

(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is programmed to SC0MOD0<TB8>. In the case of receiving it is stored in SC0CR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SC0BUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 occurs only when $\langle RB8 \rangle = 1$.



Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.35 Serial Link Using Wakeup Function

Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to "1".



- 4. Each slave controller receives the above frame. If it matches with own select code, clears <WU> bit to "0".
- 5. The master controller transmits data to the specified slave controller whose SC0MOD0<WU> bit is cleared to "0". The MSB (Bit8) <TB8> is cleared to "0".

6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (Bit8 or <RB8>) are set to "0", disabling INTRX0 interrupts. The slave controller (<WU> bit = "0") can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Example: To link two slave controllers serially with the master controller using the system clock f_{SYS} as the transfer clock.

```
7 6 5 4 3 2 1
                                         0
PACR
                                          0
                                       1
                                                       Set PA0 to RXD0, and set PA1 to TXD0 pin.
PAFC
                                          1
                                      1
PAFC2
                 X \quad X \quad X \quad - \quad X \quad X \quad 0 \quad X
INTES0
                 X 1 0 0 X 1 0 1
                                                       Set INTTX0 to enable, and set interrupt level to level 4.
                                                       Set INTRX0 to enable, and set interrupt level to level 5.
SC0MOD0
              \leftarrow \ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 1 \ 0
                                                       Set to 9-bit UART mode, and set transfer clock to f<sub>SYS.</sub>
              \leftarrow 0 0 0 0 0 0 0 1
SCOBUF
                                                       Set select code of slave 1.
Interrupt routine (INTTX0)
                                                       Set TB8 to "0".
SC0MOD0
              4
                 0
SCOBUF
                                                       Set transmission data.
              Slave setting
         •
Main routine
                  7 6 5 4 3 2 1 0
PACR
                                      1
                                         0
PAFC
                                      1
                                          1
                                                       Set PA0 to RXD0, and PA1 to TXD0 (open-drain output).
PAFC2
                 X X X - X X 1 X
             ←
INTES0
                 X 1 0 1 X 1 1 0
                                                       Set INTRX0 to enable, and set interrupt level to level 5.
             ←
                                                       Set INTRX0 to enable, and set interrupt level to level 6
\mathsf{SC0MOD0} \ \leftarrow \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \ 0
                                                       Set to \langle WU \rangle =  "1" in 9-bit UART mode transfer clock f_{SYS}.
Interrupt routine (INTRX0)
Acc \leftarrow SC0BUF
if Acc = Select code
Then
                                                       Clear to \langle WU \rangle = "0".
                            0
SC0MOD0
X : Don't care, -: No change
```

3.10.5 Support for IrDA Mode

SIO0 includes support for the IrDA 1.0 infrared data communication specification.Figure 3.10.36 shows the block diagram.



Figure 3.10.36 Block Diagram of IrDA (SIO0)

(1) Modulation of transmission data

When the transmission data is 0, output "H" level with either 3/16 or 1/16 times for width of baud-rate (Selectable in software). Moreover, pulse width is chosen in SIROCR<PLSEL>.When data is "1", modem output "L" level.



Figure 3.10.37 Example of Modulation of Transmission Data (SIO0)

(2) Modulation of receiving data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs "0" to SIO0. Otherwise modem outputs "1" to SIO0. Effective pulse width is chosen in SIR0CR<SIR0WD3:0 >.



Figure 3.10.38 Example of Modulation of Receiving Data (SIO0)

(3) Data format

Format of transmission/receiving must set to data length 8-bit, without parity bit, 1 bit of stop bit.

Any other settings don't guarantee the normal operation.

(4) SFR

Figure 3.10.39 shows the control register SIR0CR. If change setting this register, must set it after set operation of transmission/receiving to disable (Both <TXEN> and <RXEN> of this register should be clear to 0).

Any changing for this register during transmission or receiving operation doesn't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting ; Set SIO side.

 \downarrow

- 2) LD (SIR0CR), 07H ; Set receiving effect pulse width to 16X+100ns.
 - LD (SIROCR), 37H ; TXEN, RXEN enable the transmission and receiving.
 - \downarrow

4) Transmission/receiving ; The modem operates as follows:

- SIO0 starts transmitting.
- IR receiver starts receiving.

(5) Notes

3)

1. Making baud rate when using IrDA

In baud rate during using IrDA, must set "01" to SC0MOD0<SC1:0> in SIO by using baud rate generator.

TA0TRG, f_{SYS}, SCLK0 input of except for it can not using.

2. Output pulse width and baud rate generator during transmission IrDA

As the IrDA 1.0 physical layer specification, the data transfer speed and infra-red pulse width is specified.

| Transfer Rate | Modulation | Transfer Rate Tolerance (% of Rate) | Minimum of Pulse Width | Typical of Pulse Width 3/16 | Maximum of Pulse Width |
|------------------|------------|---|---------------------------|--------------------------------|---------------------------|
| 2.4 kbps | RZI | ± 0.87 | 1.41 μs | 78.13 μs | 88.55 μs |
| 9.6 kbps | RZI | ±0.87 | 1.41 μs | 19.53 μs | 22.13 μs |
| 19.2 kbps | RZI | ±0.87 | 1.41 μs | 9.77 μs | 11.07 μs |
| 38.4 kbps | RZI | ±0.87 | 1.41 μs | 4.88 μs | 5.96 μs |
| 57.6 kbps | RZI | ±0.87 | 1.41 μs | 3.26 μs | 4.34 μs |
| 115.2 kbps | RZI | ± 0.87 | 1.41 μs | 1.63 μs | 2.23 μs |

Table 3.10.5 Specification of Transfer Rate and Pulse Width

The infra-red pulse width is specified either baud rate T \times 3/16 or 1.6 µs (1.6 µs is equal to T \times 3/16 pulse width when baud rate is 115.2 kbps).

The TMP92CM27 has function which is selectable the transmission pulse width either 3/16 or 1/16. But T \times 1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T \times 1/16.

As the same reason, + (16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate 115.2 kbps baud rate.

Also when the 38.4 kbps and 1/16 pulse width, + (16 - K)/16 division function cannot be used.

Table 3.10.6 shows baud rate and pulse width for (16 - K)/16 division function.

Table 3.10.6 Baud Rate and Pulse Width for (16 - K)/16 Division Function

| Output Pulse Width | Baud Rate 115.2 kbps | 57.6 kbps | 38.4 kbps | 19.2 kbps | 9.6 kbps | 2.4 kbps |
|-----------------------|-------------------------|-----------|-----------|-----------|----------|----------|
| T × 3/16 | × | 0 | 0 | 0 | 0 | 0 |
| T × 1/16 | _ | - | × | 0 | 0 | 0 |

 \circ : Can be used (16 – K)/16 division function.

 $\times:$ Cannot be used (16 – K)/16 division function.

-: Cannot be set to $T \times 1/16$ pulse width.



Figure 3.10.39 IrDA Control Register0 (for SIO0)

3.11 Serial Bus Interface (SBI)

The TMP92CM27 has 2-channel serial bus interface. Serial bus interface (SBI0, SBI1) include following 2 operation modes.

I²C bus mode (Multi master)

Clocked-synchronous 8-bit SIO mode

The serial bus interface is connected to an external device through PC0(SDA0), PC1(SCL0), PC3(SDA1) and PC4(SCL1) in the I²C bus mode; and through PC0(SO0), PC1(SI0), PC2(SCK0), PC3(SO1), PC4(SI1) and PC5(SCK1) in the clocked-synchronous 8-bit SIO mode.

Each of the channels can be operated independently. Since both SBI0 and SBI1 channels operate in the same manner, a channel explains only the case of SBI0.

Each pin is specified as follows: (SBI0)

| | PCCR <pc2c, pc0c="" pc1c,=""></pc2c,> | PCFC <pc2f, pc0f="" pc1f,=""></pc2f,> | PCFC2 <pc1f2, pc0f2=""></pc1f2,> |
|---------------------------------------|---------------------------------------|---------------------------------------|----------------------------------|
| I ² C bus mode | X11 | X11 | 11 |
| Clocked-synchronous 8-bit SIO mode | 000(SCK input) 100(SCK output) | 111 | 0n(Note) |

X: Don't care

Note) Set PCFC2<PC0F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.

Each pin is specified as follows: (SBI1)

| | PCCR <pc5c, pc3c="" pc4c,=""></pc5c,> | PCFC <pc5f, pc3f="" pc4f,=""></pc5f,> | PCFC2 <pc4f2, pc3f2=""></pc4f2,> |
|---------------------------------------|---------------------------------------|---------------------------------------|----------------------------------|
| I ² C bus mode | X11 | X11 | 11 |
| Clocked-synchronous 8-bit SIO mode | 000(SCK input) 100(SCK output) | 111 | 0n(Note) |

X: Don't care

Note) Set PCFC2<PC3F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.

3.11.1 Configuration



Figure 3.11.1 Serial Bus Interface (SBI0)



Figure 3.11.2 Serial Bus Interface (SBI1)

TOSHIBA

3.11.2 Control

The following registers are used to control the serial bus interface and monitor the operation status.

- Serial bus interface control register 1 (SBI0CR1), (SBI1CR1)
- Serial bus interface control register 2 (SBI0CR2), (SBI1CR2)
- Serial bus interface data buffer register (SBI0DBR), (SBI1DBR)
- I²C bus address register (I2C0AR), (I2C1AR)
- Serial bus interface status register (SBI0SR), (SBI1SR)
- Serial bus interface baud rate register 0 (SBI0BR0), (SBI1BR0)
- Serial bus interface baud rate register 1 (SBI0BR1), (SBI1BR1)

The above registers differ depending on a mode to be used.

Refer to Section 3.11.4 "I²C Bus Mode Control Register" and 3.11.7 "Clocked-synchronous 8-Bit SIO Mode Control".

3.11.3 Data Format in I²C Bus Mode

Data format in I²C bus mode is shown Figure 3.11.3

(a) Addressing format





3.11.4 I²C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI0, SBI1) in the $I^{2}C$ bus mode.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|--|-------------------------|----------------|----------|---|--|---|--|--------------------------|--|
| SBI0CR1 (1240H) | Bit symbol | BC2 | BC1 | BC0 | ACK | | SCK2 | SCK1 | SCK0/ SWRMON | |
| | Read/Write | | W | | R/W | | W | 1 | R/W | |
| | After reset | 0 | 0 | 0 | 0 | / | 0 | 0 | 0/1 (Note 3) | |
| Read- modify-write instruction is prohibited. | Function | Select numb (Note 1) | er of transfer | red bits | Acknowledge mode specification 0:Not generate 1:Generate | | Internal serial clock selection and software reset monitor (Note 2) | | | |
| | Internal serial clock selection <sck2:0> at write</sck2:0> | | | | | | | | | |
| | | | | | 001 n | = 6 – kH2 | z (Note4) | ystem clock: f | c) | |
| | | | | | 010 n | = 7 – kH2 | z (Note4) C | lock gear : | fc/1 | |
| | | | | | 011 n | = 8 60 |).6 kHz | := 16 MHz (O | utput to SCL | |
| | | | | | 100 n | n = 9 30.8 kHz pin) | | | f _c | |
| | | | | | 101 n : | = 10 15 | 5.5 kHz | requency = - | $\frac{1}{2^{n}+8}$ [Hz] | |
| | | | | | 110 n = | = 11 /. | /8 KHZ / | | , | |
| | | | | | 111 (Reserved) (Reserved) | | | | | |
| | | | | | Software re | eset state mo | nitor <swrmc< td=""><td>DN> at read</td><td></td></swrmc<> | DN> at read | | |
| | | | | | 0 During software reset | | | | | |
| | | | | | | | | | | |
| | | | | | | ge mode sele | ck pulse for ac | knowledge si | nnal | |
| | | | | | 1 Ger | Generate clock for acknowledge signal | | | | |
| | | | | | Solot number of hits transforred | | | | | |
| | | | | | | <ac< td=""><td>K>=0</td><td><aci< td=""><td>⟨> = 1</td></aci<></td></ac<> | K>=0 | <aci< td=""><td>⟨> = 1</td></aci<> | ⟨> = 1 | |
| | | | | | <bc2:0></bc2:0> | Number of clock pulses | Data length | Number of clock pulses | Data length | |
| | | | | | 000 | 8 | 8 | 9 | 8 | |
| | | | | | 001 | 1 | 1 | 2 | 1 | |
| | | | | | 010 | 2 | 2 | 3 | 2 | |
| | | | | | 011 | 3 | 3 | 4 | 3 | |
| | | | | | 100 | 4 | 4 | 5 | 4 | |
| | | | | | 101 | 5 | 5 | 6 7 | 5 | |
| | | | | | 110 | 7 | 7 | 8 | 0 7 | |
| | | | | | | ' | ' | 0 | ' | |

Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see section 3.11.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.

Figure 3.11.4 Register for I²C Bus Mode (SBI0, SBI0CR1)

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|-------------|--|-----|-----------------|---|---|--|---|--------------------------|--|
| SBI1CR1 (1248H) | Bit symbol | BC2 | BC1 | BC0 | ACK | | SCK2 | SCK1 | SCK0/ SWRMON | |
| | Read/Write | | W | | R/W | | W | 1 | R/W | |
| | After reset | 0 | 0 | 0 | 0 | | 0 | 0 | 0/1 (Note 3) | |
| Read- modify-write instruction is prohibited. | Function | Select number of transferred bits (Note 1) | | | Acknowledge mode specification 0:Not generate 1:Generate | Internal serial clock selection and software reset monitor (Note 2) | | | on and | |
| | | | | | Internal ser | ial clock sele | ction <sck2:0< td=""><td>⊳ at write</td><td></td></sck2:0<> | ⊳ at write | | |
| | | | | | 000 n | = 5 – kHz | z (Note4) | | | |
| | | | | | 001 n | = 6 – kHz | z (Note4) | ystem clock: f | c \ | |
| | | | | | 010 n | = 7 – kHz | z (Note4) C | lock gear : | fc/1 | |
| 011 n = 8 60.6 kHz | | | | | 0.6 kHz / fc | c = 16 MHz (Output to SCL | | | | |
| | | | | | 100 n = 9 30.8 kHz pin) | | | | fc run | |
| | | | | | 101 n = | = 10 15 | .5 KHZ | requency = - | $\frac{1}{2^{n}+8}$ [Hz] | |
| | | | | | 110 n = | = 11 / | /8 kHz / | | | |
| | | | | | 111 (Res | erved) (Re | served) | | | |
| | | | | | Software re | eset state mor | nitor <swrmc< td=""><td>N> at read</td><td></td></swrmc<> | N> at read | | |
| | | | | | 0 Dur | ing software r | eset | | | |
| | | | | | 1 Initi | al data | | | | |
| | | | | | | | | | | |
| | | | | <u> </u> | Acknowledge mode selection | | | | | |
| | | | | | 0 Not generate clock pulse for acknowledge signal | | | | | |
| | | | | | 1 Ger | nerate clock fo | or acknowledg | e signal | | |
| | | | | | Select num | ber of bits tra | nsferred | | | |
| | | | | | | <ac< td=""><td>K> = 0</td><td><acł< td=""><td><pre><> = 1</pre></td></acł<></td></ac<> | K> = 0 | <acł< td=""><td><pre><> = 1</pre></td></acł<> | <pre><> = 1</pre> | |
| | | | | <bc2:0></bc2:0> | Number of clock | Data length | Number of clock | Data length | | |
| | | | | | 000 | puises | 0 | puises | 0 | |
| | | | | | 000 | 1 | 0 | 9 2 | 0 | |
| | | | | | 010 | 2 | 2 | 2 | 2 | |
| | | | | | 011 | 3 | 3 | 4 | 3 | |
| | | | | | 100 | 4 | 4 | 5 | 4 | |
| | | | | | 101 | 5 | 5 | 6 | 5 | |
| | | | | | 110 | 6 | 6 | 7 | 6 | |
| | | | | | 111 | 7 | 7 | 8 | 7 | |

Serial Bus Interface Control Register 1

Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see section 3.11.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.

Figure 3.11.5 Register for I²C Bus Mode (SBI1, SBI1CR1)



Serial Bus Interface Control Register 2

Note 1: Reading this register function as SBI0SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free. Switch a mode between I²C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.11.6 Register for I²C Bus Mode (SBI0, SBI0CR2)



Serial Bus Interface Control Register 2

Note 1: Reading this register function as SBI1SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free. Switch a mode between I²C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.11.7 Register for I²C Bus Mode (SBI1, SBI1CR2)



Note: Writing in this register functions as SBI0CR2.

Figure 3.11.8 Register for I²C Bus Mode (SBI0, SBI0SR)



Serial Bus Interface Status Register

Note: Writing in this register functions as SBI1CR2.

Figure 3.11.9 Register for I²C Bus Mode (SBI1, SBI1SR)
| | | | Serial Bus | Interface E | Baud Rate I | Register 0 | | | |
|-----------------------------|-------------|-----------------|------------------|---|---------------|----------------|----------------|------------------|---------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI0BR0 | Bit symbol | - | I2SBI0 | | | | | | |
| (1244H) | Read/Write | W | R/W | | | | / | / | |
| Deed | After reset | 0 | 0 | | | | | | \backslash |
| Read- modify-write | Function | Always | IDLE2 | | | | | | |
| instruction is | | white 0. | 1: Run | | | | | | |
| prohibited. | | | | | | | | | |
| | | | | | | | Operation d | ring IDIE 2 r | nodo |
| | | | | | | , | | | lloue |
| | | | | | | | 1 Run | | |
| | | | | | | | - Truit | | |
| | | | Serial Bus | Interface E | Baud Rate I | Register 1 | | | |
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI0BR1 | Bit symbol | P4EN | - | | | | | | |
| (1245H) | Read/Write | W | W | | \sim | | | | |
| Read- | After reset | 0 | 0 | \sim | \sim | \sim | | | |
| modify-write | Function | Internal | Always | | | | | | |
| instruction is | | clock | write "0". | | | | | | |
| prohibited. | | 0: Stop | | | | | | | |
| | | | | | | | | <u> </u> | <u> </u> |
| | | | | | | | Internal house | | antral |
| | | | | | | , | Internal bau | a rate circuit c | ontroi |
| | | | | | | | 0 3i0p | | |
| | | | | | | | I Rull | | |
| | | | | late for a F | Data D | Desister | | | |
| | | 1 | Sirial Bus | Interface L | Jata Buffer | Register | 1 | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI0DBR | Bit symbol | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| (1241H) | Read/Write | | | R | (Receiving)/W | (Transmissi | on) | | · |
| | After reset | | | | Unde | efined | | | |
| Read- | Note 1: V | When writing t | ransmission d | ata, start from | the MSB (Bit | 7). Receiving | data is place | d from LSB (E | BitO). |
| modify-write instruction is | Note 2: S | BIODBR can | t be read the | written data. T | herefore read | I-modify-write | instruction (e | .g., "BIT" instr | uction) is |
| prohibited. | Note 3: V | Vritten data ir | SBI0DBR is | cleared by INT | rsBI0 signal. | | | | |
| | | | 1 ² (| C Bus Addr | ess Regist | er | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2C0AR | Bit symbol | S46 | S45 | 544 | SA3 | SA2 | S Δ1 | SA0 | ALS |
| (1242H) | Read/Write | 040 | 0A0 | 0/14 | 070 M | 1 | UAT | UNU | ALO |
| . , | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read- | Function | 0 | Slave address | selection for | when device | is operating a | s slave devic | | Address |
| modify-write | 1 dilotion | | | 500000000000000000000000000000000000000 | | is operating c | | | recognition |
| instruction is | | | | | | | | | mode |
| prohibited. | | | | | | | | | specification |
| | | | | | | | | | |
| | | | | | | | Address reco | gnition mode | specification |
| | | | | | | | 0 Slave | e address rec | ognition |

Figure 3.11.10 Register for I²C Bus Mode (SBI0, SBI0BR0, SBI0BR1, SBI0DBR, I2C0AR)

1

Non slave address recognition

| | | | Serial Bus | Interface E | Baud Rate F | Register 0 | | | |
|---|-------------|----------------------|----------------------------|------------------|---------------|----------------|-------------------------------|-------------------|---|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI1BR0 | Bit symbol | - | I2SBI0 | | | | | | |
| (124CH) | Read/Write | W | R/W | / | / | | | | |
| Deed | After reset | 0 | 0 | / | / | / | | \backslash | |
| Read- modify-write instruction is | Function | Always write "0". | IDLE2 0: Stop 1: Run | | | | | | |
| prohibited. | | | | | | | | | 1 |
| | | | | | | | Operation | durina IDLE 2 | mode |
| | | | | | | | 0 Sto | p | |
| | | | | | | | 1 Ru | n | |
| | | | | | | | LI | | |
| | | | Serial Bus | Interface E | Baud Rate | Register 1 | - | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI1BR1 | Bit symbol | P4EN | - | | | | | | |
| (124DH) | Read/Write | W | W | | | | | | |
| Read- | After reset | 0 | 0 | | | | | | |
| modify-write | Function | Internal | Always | | | | | | |
| instruction is | | Clock 0: Stop | write "0". | | | | | | |
| prohibited. | | 1: Run | | | | | | | |
| | | | | | | | | | |
| | | L | | | | | Internal bau | ud rate circuit o | control |
| | | | | | | | 0 50 | p P | |
| | | | | | | | I Ru | n | |
| | | | Sirial Bus | Interface | Data Buffer | Register | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SBI1DBR | Bit symbol | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| (1249H) | Read/Write | | | R | (Receiving)/W | (Transmissi | on) | | |
| | After reset | | | | Unde | efined | | | |
| Read- | Note 1: V | When writing | transmission c | lata, start from | the MSB (Bit | 7). Receiving | data is pla | ced from LSB (| Bit0). |
| modify-write instruction is | Note 2: S | SBI1DBR can | 't be read the | written data. T | herefore read | I-modify-write | instruction | (e.g., "BIT" ins | truction) is |
| prohibited. | Note 3: V | Written data ir | n SBI1DBR is | cleared by INT | SBI1 signal. | | | | |
| | | | ² (| C Bus Addr | ess Registe | er | | | |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2C1AR | Bit symbol | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SAO | ALS |
| (124AH) | Read/Write | 040 | UNU | 044 | 07.0 W | 1 | UAT | OAU | ALO |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read- modify-write instruction is prohibited | Function | | Slave address | s selection for | when device i | is operating a | as slave dev | ice | Address recognition mode specification |
| F. S. Monoul | | 1 | | | | | | | opcomotion |
| | | | | | | | Address re | cognition mode | e specification |
| | | | | | | | 0 Sla | ve address red | coanition |

Figure 3.11.11 Register for I²C Bus Mode (SBI1, SBI1BR0, SBI1BR1, SBI1DBR, I2C1AR)

1

Non slave address recognition

3.11.5 Control in I²C Bus Mode

(1) Acknowledge mode specification

Set the SBI0CR1<ACK> to 1 for operation in the acknowledge mode. The TMP92CM27 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA0 pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA0 pin is set to the low in order to generate the acknowledge signal.

Clear the $\langle ACK \rangle$ to 0 for operation in the non-acknowledge mode, the TMP92CM27 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

(2) Select number of transfer bits

The SBI0CR1<BC2:0> is used to select a number of bits for next transmission/receiving data.

Since the $\langle BC2:0 \rangle$ is cleared to 000 as a start condition, a slave address and direction bit are transferred in 8 bits. Other than these, the $\langle BC2:0 \rangle$ retains a specified value.

- (3) Serial clock
 - 1. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I²C bus, such as the smallest pulse width of tLOW.

| | 1/fscl | / |
|---|---------------------------|----|
| $t_{LOW} = 2^{n-1}/f_{SBI}$ | SBI0CR1 <sck2:0></sck2:0> | n |
| t _{HIGH} = 2 ^{n - 1} /f _{SBI} + 8/f _{SBI} | 000 | 5 |
| $fscl = 1/(t_{LOW} + t_{HIGH})$ | 001 | 6 |
| fsbi | 010 | 7 |
| $-2^{n}+8$ | 011 | 8 |
| | 100 | 9 |
| | 101 | 10 |
| | 110 | 11 |

Note1: f_{SBI} shows f_{SYS} .

Note2: In a setup of prescaler of SYSCR0, the fc/16 mode cannot be used at the time of SBI circuit use.

Figure 3.11.12 Clock Source

2. Clock synchronization

In the I^2C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CM27 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.



Figure 3.11.13 Clock Synchronization

As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A waits for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

(4) Slave address and address recognition mode specification

When the TMP92CM27 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2C0AR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBI0CR2<MST> to "1" for operating the TMP92CM27 as a master device. Clear the SBI0CR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost. (6) Transmitter/receiver selection

Set the SBI0CR2<TRX> to "1" for operating the TMP92CM27 as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2C0AR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0".

In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The $\langle TRX \rangle$ is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

(7) Start/stop condition generation

When programmed "1111" to SBIOCR2 <MST, TRX, BB, PIN> in during SBI0SR<BB> is "0", slave address and direction bit which are set to SBI0DBR and start condition are output on a bus. And it is necessary to set transmitted data to the data buffer register (SBI0DBR) and set "1" to <ACK> beforehand.



Figure 3.11.14 Generation of Start Condition and Slave Address

When programmed "0" to SBI0CR2<BB> and "111" to <MST, TRX, PIN> in during SBI0SR<BB> is "1", start a sequence of stop condition output. Do not modify the contents of <MST, TRX, BB, and PIN> until a stop condition is generated on a bus.



Figure 3.11.15 Generation of Stop Condition

The state of the bus can be ascertained by reading the contents of SBI0SR<BB>. SBI0SR<BB> will be set to 1 (Bus busy status) if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected (Bus free status).

In addition, since there is a restrictions matter about stop condition generating in master mode, please refer to 3.11.6.(4) " Stop condition generation ".

(8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 (INTSBI0) occurs, the SBI0SR2 <PIN> is cleared to "0". During the time that the SBI0SR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when end of transmission or receiving 1 word of data. And when writing data to SBI0DBR or reading data from SBI0DBR, <PIN> is set to "1".

The time from the $\langle PIN \rangle$ being set to "1" until the SCL line is released takes t_{LOW} .

In the address recognition mode (<ALS> = 0), <PIN> is cleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBI0CR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is programmed "0".

(9) Serial bus interface operation mode selection

SBIOCR2 < SBIM1:0 is used to specify the serial bus interface operation mode. Set SBIOCR2 < SBIM1:0 to "10" when the device is to be used in I²C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

(10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I^2C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I^2C bus arbitration.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called "ARBITRATION LOST". Master B device that loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.



Figure 3.11.16 Arbitration Lost

The TMP92CM27 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBI0SR<AL> is set to "1".

When SBI0SR<AL> is set to "1", SBI0SR<MST, TRX> are cleared to "00" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBI0SR <AL> is cleared to "0" when data is written to or read from SBI0DBR or when data is written to SBI0CR2.





(11) Slave address match detection monitor

SBI0SR<AAS> operates following in during slave mode: In address recognition mode (e.g., when I2C0AR<ALS> = "0"), when received GENERAL CALL or same slave address with value set to I2C0AR, SBI0SR<AAS> is set to "1". When <ALS> = "1", SBI0SR<AAS> is set to "1" after the first word of data has been received. SBI0SR<AAS> is cleared to "0" when data is written to SBI0DBR or read from SBI0DBR.

(12) GENERAL CALL detection monitor

SBI0SR<AD0> operates following in during slave mode; when received GENERAL CALL (all 8-bit data is "0", after a start condition), SBI0SR<AD0> is set to "1". And SBI0SR<AD0> is cleared to "0" when a start condition or stop condition on the bus is detected.

(13) Last received bit monitor

The value on the SDA line detected on the rising edge of the SCL line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBI0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

(14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

When write first "10" next "01" to SBI0CR2<SWRST1:0>, reset signal is inputted to serial bus interface circuit, and circuit is initialized. All command registers except SBI0CR2<SBIM1:0> and status flag except SBI0CR2<SBIM1:0> are initialized to value of just after reset. SBI0CR1<SWRMON> is set to "1" automatically when completed initialization of serial bus interface.

(15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transmission data can be written by reading or writing SBI0DBR.

In the master mode, after the slave address and the direction bit are set in this register, the start condition is generated.

(16) I²C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP92CM27 functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2COAR<ALS> to "0". And, the data format becomes the addressing format. When set <ALS> to "1", the slave address is not recognized, the data format becomes the free data format.

(17) Baud rate register (SBI0BR1)

Write "1" to baud rate circuit control register SBI0BR1<P4EN> before using I²C bus.

(18) Setting register for IDLE2 mode operation (SBI0BR0)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.

3.11.6 Data Transfer in I²C Bus Mode

(1) Device initialization

In first, set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>. Set SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Next, set a slave address $\langle SA6:0 \rangle$ and the $\langle ALS \rangle (\langle ALS \rangle = "0"$ when an addressing format) to the I2C0AR.

And, write "000" to SBI0CR2<MST, TRX, BB>, "1" to <PIN>, "10" to <SBIM1:0> and "00" to <SWRST1:0>. Set initialization status to slave receiver mode by this setting.

- (2) Start condition and slave address generation
 - 1. Master mode

In the master mode, the start condition and the slave address are generated as follows.

In first, check a bus free status (when SBI0SR < BB > = "0").

Set the SBI0CR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBI0DBR.

When SBI0SR<BB> = "0", the start condition are generated by writing "1111" to SBI0CR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBI0DBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request generate at the falling edge of the 9th clock. The <PIN> is cleared to "0". In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0". When an interrupt request is generated, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBI0 interrupt request is generated on the falling edge of the 9th clock. The $\langle PIN \rangle$ is cleared to "0". In slave mode the SCL line is pulled down to the low level while the $\langle PIN \rangle =$ "0".





(3) 1-word data transfer

Check the <MST> by the INTSBI0 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

1. If $\langle MST \rangle = "1"$ (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.11.6 (4)) and terminate data transfer.

When the <LRB> is "0", the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL0 pin, and then the 1-word data is transmitted. After the data is transmitted, an INTSBI0 interrupt request generates. The <PIN> becomes "0" and the SCL0 line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.





When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL0 line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA0 pin with acknowledge timing.

An INTSBI0 interrupt request then generates and the <PIN> becomes "0", Then the TMP92CM27 pulls down the SCL pin to the low level. The TMP92CM27 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.



Figure 3.11.20 Example of when <BC2:0> = "000", <ACK> = "1" (Receiver mode)

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CM27 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA0 line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that the data transfer is completed.

After the one data bit has been received and an interrupt request has been generated, the TMP92CM27 generates a stop condition (See section 3.11.6 (4)) and terminates data transfer.



Figure 3.11.21 Termination of Data Transfer (Master receiver mode)

2. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP92CM27 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBI0 interrupt request generate when the TMP92CM27 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is completed, or after matching received address. In the master mode, the TMP92CM27 operates in a slave mode if it losing arbitration. An INTSBI0 interrupt request is generated when a word data transfer terminates after losing arbitration. When an INTSBI0 interrupt request is generated the <PIN> is cleared to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBI0DBR or setting the <PIN> to "1" will release the SCL pin after taking tLOW time.

Check the SBI0SR<AL>, <TRX>, <AAS>, and <AD0> and implements processes according to conditions listed in the next table.

| <trx></trx> | <al></al> | <aas></aas> | <ad0></ad0> | Conditions | Process |
|-------------|-----------|-------------|-------------|--|--|
| 1 | 1 | 1 | 0 | The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1". | Set the number of bits of single word to <bc2:0>, and write the transmit data to SBI0DBR.</bc2:0> |
| | 0 | 1 | 0 | In salve receiver mode, the TMP92CM27 receives a slave address for which the value of the direction bit sent from the master is "1". | |
| | | 0 | 0 | In salve transmitter mode, transmission of data of single word is terminated. | Check the <lrb>, If <lrb> is set to "1", set <pin> to "1", reset "0" to <trx> and release the bus for the receiver no request next data. If <lrb> was cleared to "0", set bit number of single word to <bc2:0> and write the transmit data to SBI0DBR for the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb> |
| 0 | 1 | 1 | 1/0 | The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0". | Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin> |
| | | 0 | 0 | The TMP92CM27 detects arbitration lost when transmitting a slave address or data, and transfer of word terminates. | |
| | 0 | 1 | 1/0 | In slave receiver mode the TMP92CM27 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0". | |
| | | 0 | 1/0 | In slave receiver mode the TMP92CM27 terminates receiving word data. | Set bit number of single word to <bc2:0>, and read the receiving data from SBI0DBR.</bc2:0> |

Table 3.11.1 Operation in the Slave Mode

(4) Stop condition generation

When SBI0SR<BB> = 1, the sequence for generating a stop condition is started by writing "111" to SBI0CR2<MST, TRX, PIN> and "0" to SBI0CR2<BB>. Do not modify the contents of SBI0CR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP92CM27 generates a stop condition when the other device has released the SCL line and SDA0 pin rising.



Figure 3.11.22 Stop Condition Generation (Single master)



Figure 3.11.23 Stop Condition Generation (Multi master)

(5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA0 line remains the high level and the SCL0 pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL0 pin of this device is released. Check the <LRB> until it becomes 1 to check that the SCL pin of the bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.11.6 (2).

In order to meet setup time when restarting, take at least $4.7 \ \mu s$ of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.



Figure 3.11.24 Timing Diagram when Restarting

3.11.7 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.

| | / | 7 | 7 | 6 | 6 | 5 | | | 4 | 3 | 2 | 1 | 0 |
|--|-------------|-------------------------------------|----------------|--|---|---|---------------------------------------|--|-----------------|--|--------------------------|-------------------|---------------|
| SBI0CR1 | Bit symbol | SI | OS | SIO | INH | SION | /1 | s | IOM0 | | SCK2 | SCK1 | SCK0 |
| (1240H) | Read/Write | | | | V | N | | | | \sim | V | V | W |
| | After reset | (|) | (|) | 0 | | | 0 | \sim | 0 | 0 | 0 |
| Read- modify-write instruction is prohibited. | Function | Transf start 0: Sto 1: Sta | fer p rt | Contir abort transfe 0: Con tran 1: Abo tran | nue/ er tinue sfer rt sfer | Transfe 00: Tran 01: (Res 10: Tran 11: Rece | r mo smit serve smit eive | ode se mode ed) /receiv mode | lect e mode | | Serial clock s | selection and | reset monitor |
| | | | | | | | | Seria | al clock s | election <sc< td=""><td>K2·∩⊳ at write</td><td>¥</td><td></td></sc<> | K2·∩⊳ at write | ¥ | |
| | | | | | | | | 000 | n = 4 | 1) MHz | | | |
| | | | | | | | | 001 | n = 5 | 500 kHz | | | |
| | | | | | | | | 010 | n = 6 | 250 kHz | System clock | k: f _C |) |
| | | | | | | | | 011 | n = 7 | 125 kHz | $f_c = 16 \text{ MHz}$ (| (SCL output to | SCK pin) |
| | | | | | | | | 100 | n = 8 | 62.5 kHz | $fscl = \frac{c}{2^n}$ | [Hz] | J |
| | | | | | | | | 101 | n = 9 | 31.25 kHz | (- | | , |
| | | | | | | | | 111 | n = 10 _ | (External clo | ck : SCK0) | | |
| | | | | | | | | - | | | , | | |
| | | | | | | | \rightarrow | Iran | ster moc | le selection | | | |
| | | | | | | | | 00 | 8-bit t | ransmit mode | 9 | | |
| | | | | | | | | 10 | Rese 8-bit t | ransmit/receiv | ve mode | | |
| | | | | | | | | 11 | 8-bit r | eceive mode | | | |
| | | | | | | | | | | | | | |
| | | | | | | | \rightarrow | - Cont | inue/abc | ort transfer | | | |
| | | | | | | | | 0 | Conti | nue transfer | | | |
| | | | | | | | | 1 | Abort | transfer (Auto | omatically clea | ared after trans | sfer aborted) |
| | | | | | | | → | Indic | ate trans | sfer start/stop | | | |
| | | | | | | | | 0 | Stop | | | | |
| | | | | | | | | 1 | Start | | | | |

| Sorial | Ruc | Intorfaco | Λ | Control | Dogistor | 1 |
|--------|-----|-----------|---|---------|----------|---|
| Senar | Bus | intenace | υ | Control | Register | |

Note: Set the transfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1".

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---|-------------|---------------------------|-----|-----|------|-------|-----|-----|-----|--|--|--|
| SBI0DBR | Bit symbol | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | | | |
| (1241H) Deed | Read/Write | R (Receiver)/W (Transfer) | | | | | | | | | | |
| modify-write instruction is prohibited. | After reset | | | | Unde | fined | | | | | | |

Figure 3.11.25 Register for the SIO Mode (SBI0, SBI0CR1, SBI0DBR)



Serial Bus Interface 1 Control Register 1

Note: Set the transfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1".

| | | | Serial Bus I | ntenace i | Data Buller | Register | | | | | | |
|---|-------------|---------------------------|--------------|-----------|-------------|----------|-----|-----|-----|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| SBI1DBR | Bit symbol | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | | | |
| (1249H) | Read/Write | R (Receiver)/W (Transfer) | | | | | | | | | | |
| modify-write instruction is prohibited. | After reset | | | | Unde | fined | | | | | | |

Sorial Rus Interface 1 Data Buffer Register

Figure 3.11.26 Register for the SIO Mode(SBI1, SBI1CR1, SBI1DBR)





- (1) Serial Clock
 - 1. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCK0 pin. The SCK0 pin goes high when data transfer starts. When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.



Figure 3.11.29 Automatic Wait Function

External clock (<SCK2:0> = "111")

An external clock input via the SCK0 pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when $f_C = 16 MHz$).



Figure 3.11.30 Maximum Data Transfer Frequency when External Clock Input

2. Shift edge

Data is transmitted on the leading edge of the clock and received on the trailing edge.

Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK0 pin input/output).

<u>Trailing edge shift</u>

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK0 pin input/output).



*: Don't care



(2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

1. 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBI0DBR.

After the transmit data has been written, set the SBI0CR1<SIOS> to "1" to start data transfer. The transmitted data is transferred from the SBI0DBR to the shift register and output, starting with the least significant bit (LSB), via the SO0 pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBI0DBR becomes empty. The INTSBI0 (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.

When the external clock is used, data should be written to the SBI0DBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBI0DBR by the interrupt service program.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCK.

For stopping data transmission, when the <SIOS> is cleared to "0" by the INTSBI0 interrupt service program or when the <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> to be sensed. The SBI0SR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting datat stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.





Writing transmission data

(b) External clock

Figure 3.11.32 Transmission Mode

Example: Program to stop data transmission (when an external clock is used)

| STEST1 : | BIT | SEF, (SBI0SR) | ; If <sef> = 1 then loop.</sef> |
|----------|-----|----------------------|---------------------------------------|
| | JR | NZ, STEST1 | |
| STEST2 : | BIT | 0, (PN) | ; If SCK = 0 then loop. |
| | JR | Z, STEST2 | |
| | LD | (SBI0CR1), 00000111B | ; $\langle SIOS \rangle \leftarrow 0$ |
| | | | |



Figure 3.11.33 Transmission Data Hold Time at End Transmit

2. 8-bit receive mode

Set the control register to receive mode and set the SBI0CR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SI0 pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBI0DBR. The INTSBI0 (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBI0DBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBI0DBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBI0DBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the <SIOS> is cleared to "0" by the INTSBIO interrupt service program or when the <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The received mode ends when the transfer is completed. In order to confirm whether data is being received properly by the program, the SBI0SR<SIOF> to be sensed. The <SIOF> is cleared to "0" when receiving is completed. When it is confirmed that receiving has been completed, the last data is read. When the <SIOINH> is set to "1", data receiving stops. The <SIOF> is cleared to "0" (The received data becomes invalid, therefore no need to read it).

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.



Figure 3.11.34 Receiver Mode (Example: Internal clock)

3. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBI0DBR. After the data is written, set the SBI0CR1<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SOO pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SIO pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBI0DBR and the INTSBI0 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, the automatic wait function will be in effect until the received data is read and the new data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBI0SR<SIOF> goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when the <SIOS> is cleared to "0" by the INTSBI0 interrupt service program or when the SBI0CR1<SIOINH> is set to "1". When the <SIOS> is cleared to "0", received data is transferred to the SBI0DBR in complete blocks. The transmit/receive mode ends when the transfer is completed. In order to confirm whether data is being transmitted/received properly by the program, set the SBI0SR to be sensed. The <SIOF> is cleared to "0" when transmitting/receiving is completed. When the <SIOINH> is set to "1", data transmitting/receiving stops. The <SIOF> is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing the <SIOS> to "0", read the last data, and then change the transfer mode.



Figure 3.11.35 Transmission/Receiving Mode (when an external clock is used)



Figure 3.11.36 Transmission Data Hold Time at End of Transmission/Receiving

(Transmission/receiving mode)

3.12 High Speed SIO (HSC)

TMP92CM27 includes 2 High Speed SIO channels. Each channel is called HSC0 and HSC1. Each channel supports only the master mode in I/O interface mode (synchronous transmission). The features as follows.

- 1) Double buffer (Transmit/Receive)
- 2) Generate CRC7 and CRC16 of Transmit/Receive data
- 3) Baud Rate : 10Mbps max
- 4) MSB/LSB-first
- 5) 8/16bit data length
- 6) Clock Rising/Falling edge
- 7) The interruption function of each 1 channel : INTHSCO/INTHSC1

Read, Mask, Clear interrupt and Clear enable can control each 4 interrupts:

RFR0/1 (Receive buffer of HSC0RD/HSC1RD: Full),

RFW0/1 (Transmission buffer of HSC0TD/HSC1TD: Empty),

REND0/1 (Receive buffer of HSC0RS/HSC1RS: Full),

TEND0/1 (Transmission buffer of HSC0TS/HSC1TS: Empty).

RFR0/1, RFW0/1 can high-speed transaction by micro DMA.

High Speed SIO channels 0 to 1 can be used independently.

All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

| | HSC0 | HSC1 |
|-----------|--------------------|--------------------|
| Pin name | HSSI0 (PD0) | HSSI1 (PL4) |
| | HSSO0 (PD1) | HSSO1 (PL5) |
| | HSSCLK0 (PD2) | HSCLK1 (PL6) |
| SFR | HSC0MD (C00H/C01H) | HSC1MD (C20H/C21H) |
| (address) | HSC0CT (C02H/C03H) | HSC1CT (C22H/C23H) |
| | HSC0ST (C04H/C05H) | HSC1ST (C24H/C25H) |
| | HSC0CR (C06H/C07H) | HSC1CR (C26H/C27H) |
| | HSC0IS (C08H/C09H) | HSC1IS (C28H/C29H) |
| | HSC0WE (C0AH/C0BH) | HSC1WE (C2AH/C2BH) |
| | HSC0IE (C0CH/C0DH) | HSC1IE (C2CH/C2DH) |
| | HSC0IR (C0EH/C0FH) | HSC1IR (C2EH/C2FH) |
| | HSC0TD (C10H/C11H) | HSC1TD (C30H/C31H) |
| | HSC0RD (C12H/C13H) | HSC1RD (C32H/C33H) |
| | HSC0TS (C14H/C15H) | HSC1TS (C34H/C35H) |
| | HSCORS (C16H/C17H) | HSC1RS (C36H/C37H) |

Table 3.12.1 Differences between each Channels

3.12.1 Block diagram

The block diagram of each channel is shown in the figure 3.12.1 and figure 3.12.2.



Note) By Reset, HSCLK0, HSSO0, HSSI0 pin are set to input port (PortD0, D1, D2) so that pull-up resister is needed.

Figure 3.12.1 HSC0 Block diagram



Note) By Reset, HSCLK1, HSSO1, HSSI1 pin are set to input port (PortL4, L5, L6) so that pull-up resister is needed.

Figure 3.12.2 HSC1 Block diagram

3.12.2 SFR

SFR is explained below. These are connected to CPU with 16bit data bus.

(1) Mode setting register

Register is for operation mode or clock etc.

| | | | | HSCOM | ID Register | | | | |
|---------|---|----------------------|----------------------------------|--------------------|-------------|-------------------|---|---|-----------------------------------|
| ſ | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0MD | bit Symbol | | XEN0 | | | | CLKSEL02 | CLKSEL01 | CLKSEL00 |
| (0C00H) | Read/Write | | R/W | | | | | R/W | |
| | After Reset | | 0 | | | | 1 | 0 | 0 |
| | Function | | SYSCK 0: disable 1: enable | | | | Select baud 000: Reserve 001: f _{SYS} /2 010: f _{SYS} /4 011: f _{SYS} /8 | rate ed 100: f _{SY} 101: f _S y 111: f _S y 111:Re | vs/16 γs/32 γs/64 served |
| | | | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | 15 LOOPBACK0 | 14 MSB1ST0 | 13 DOSTAT0 | 12 | 11 TCPOL0 | 10 RCPOL0 | 9 TDINV0 | 8 RDINV0 |
| (0C01H) | bit Symbol Read/Write | 15 LOOPBACK0 | 14 MSB1ST0 R/W | 13 DOSTAT0 | 12 | 11 TCPOL0 | 10 RCPOL0 R/ | 9 TDINV0 W | 8 RDINV0 |
| (0C01H) | bit Symbol Read/Write After Reset | 15 LOOPBACK0 0 | 14 MSB1ST0 R/W 1 | 13 DOSTAT0 1 | 12 | 11 TCPOL0 0 | 10 RCPOL0 R/ 0 | 9 TDINV0 W 0 | 8 RDINV0 0 |

Figure 3.12.3 HSC0MD Register

| | HSC1MD Register | | | | | | | | |
|-------------------|-----------------|--|---|--|----|---|--|--|---|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1MD (0C20H) | bit Symbol | | XEN1 | | | | CLKSEL12 | CLKSEL11 | CLKSEL10 |
| | Read/Write | | R/W | / | / | R/W | | | |
| | After Reset | | 0 | | | / | 1 | 0 | 0 |
| | Function | | SYSCK 0: disable 1: enable | | | | Select baud 000: Reserv 001: f _{SYS} /2 010: f _{SYS} /4 011: f _{SYS} /8 | rate ed 100: f _{SN} 101: f _S 111: f _S 111: Re | γs/16 γs/32 γs/64 served |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | LOOPBACK1 | MSB1ST1 | DOSTAT1 | | TCPOL1 | RCPOL1 | TDINV1 | RDINV1 |
| (0C21H) | Read/Write | R/W | | | / | R/W | | | |
| | After Reset | 0 | 1 | 1 | / | 0 | 0 | 0 | 0 |
| | Function | LOOPBACK test mode 0:disbale 1:enable | Start bit for transmit/rece ive 0:LSB 1:MSB | HSSO1 pin (no transmit) 0:fixed to "0" 1:fixed to "1" | | Synchronous clock edge during transmitting 0: fall 1: rise | Synchronous clock edge during receiving 0: fall 1: rise | Invert data During transmitting 0: disable 1: enable | Invert data During receiving 0: disable 1: enable |

Figure 3.12.4 HSC1MD Register

(a) <LOOPBACK0>

Because Internal HSSO0 can be input to internal HSSI0, it can be used as test. Please change the setting when transmitting/receiving is not in operation.



Figure 3.12.5 <LOOPBACK0> Register Function

(b) <MSB1ST0>

Select the start bit of transmit/receive data Please change the setting when transmitting/receiving is not in operation.

(c) <DOSTAT0>

Set the status of HSSO0 pin during no transmitting (after transmitting or during receiving).

Please change the setting when transmitting/receiving is not in operation.

(d) <TCPOL0>

Select the edge of synchronous clock during transmitting. Please change the setting during <XEN0> = "0". And set the same value of <RCPOL0>.



Figure 3.122.6 <TCPOL0> Register function

(e) <RCPOL0>

Select the edge of synchronous clock during receiving. Please change the setting during <XEN0>= "0". And set the same value of <TCPOL0>.



Figure 3.12.7 <TCPOL0> Register function

(f) <TDINV0>

Select logical invert/no invert when output transmitted data from HSSO0 pin. Please change the setting when transmitting/receiving is not in operation. Data that input to CRC calculation circuit is transmission data that is written to HSCOTD. This input data is not corresponded to <TDINV0>.

<TDINV0> is not corresponded to <DOSTAT0>: it set condition of HSSO0 pin when it is not transferred.

(g) <RDINV0>

Select logical invert/no invert for received data from HSSI0 pin. Please change the setting when transmitting/receiving is not in operation. Data that input to CRC calculation circuit is selected by <RDINV0>.

(h) <XEN0>

Select the operation for the internal clock.

(i) <CLKSEL02:00>

Select baud rate. Baud rate is created from fSYS and settings are in under table. Please change the setting when transmitting/receiving is not in operation.

| | Baud rate [Mbps] | | | | | |
|-----------------------------|------------------|-------------|---------------------------|--|--|--|
| <clksel02:00></clksel02:00> | fSYS =12MHz | fSYS =16MHz | $f_{\text{SYS}} = 20 MHz$ | | | |
| f _{SYS} /2 | 6 | 8 | 10 | | | |
| f _{SYS} /4 | 3 | 4 | 5 2.5 | | | |
| f _{SYS} /8 | 1.5 | 2 | | | | |
| f _{SYS} /16 | 0.75 | 1 | 1.25 | | | |
| f _{SYS} /32 | 0.375 | 0.5 | 0.625 | | | |
| f _{SYS} /64 | 0.1875 | 0.25 | 0.3125 | | | |

Table 3.12.2 Example of baud rate

(2) Control Register

Register is for data length or CRC etc.

| | HSC0CT Register | | | | | | | | |
|-------------------|-----------------|-----------------------------------|---------------------------------------|---|----|----|---|--|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0CT (0C02H) | bit Symbol | - | - | UNIT160 | | | ALGNEN0 | RXWEN0 | RXUEN0 |
| | Read/Write | R/W | | | | | R/W | | |
| | After Reset | 0 | 1 | 0 | | | 0 | 0 | 0 |
| (2000) | Function | Always write "0". | Always write "1". | Data length 0: 8bit 1: 16bit | | | Full duplex alignment 0: disable 1: enable | Sequential receive 0: disable 1: enable | Receive UNIT 0: disable 1: enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | CRC16_7_B0 | CRCRX_TX_B0 | CRCRESET_B0 | / | / | / | DMAERFW0 | DMAERFR0 |
| (00030) | Read/Write | R/W | | | / | / | | R/W | R/W |
| | After Reset | 0 | 0 | 0 | / | / | | 0 | 0 |
| | Function | CRC select 0: CRC7 1: CRC16 | CRC data 0: Transmit 1: Receive | CRC calculate register 0:Reset 1:Release Reset | | | | Micro DMA 0: Disable 1: Enable | Micro DMA 0: Disable 1: Enable |

Figure 3.12.8 HSC0CT Register

| | HSC1CT Register | | | | | | | | |
|--------|-----------------|-----------------------------------|---------------------------------------|---|-----------|--------|---|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1CT | bit Symbol | _ | _ | UNIT161 | | | ALGNEN1 | RXWEN1 | RXUEN1 |
| (C22H) | Read/Write | R/W | | | | | R/W | | |
| | After Reset | 0 | 1 | 0 | | | 0 | 0 | 0 |
| | Function | Always write "0". | Always write "1". | Data length 0: 8bit 1: 16bit | | | Full duplex alignment 0: disable 1: enable | Sequential receive 0: disable 1: enable | Receive UNIT 0: disable 1: enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| (C23H) | bit Symbol | CRC16_7_B1 | CRCRX_TX_B1 | CRCRESET B1 | | \sim | / | DMAERFW1 | DMAERFR1 |
| | Read/Write | | R/W | | | | | R/W | R/W |
| | After Reset | 0 | 0 | 0 | \square | | | 0 | 0 |
| | Function | CRC select 0: CRC7 1: CRC16 | CRC data 0: Transmit 1: Receive | CRC calculate register 0:Reset 1:Release Reset | | | | Micro DMA 0: Disable 1: Enable | Micro DMA 0: Disable 1: Enable |

Figure 3.12.9 HSC1CT Register

(a) <CRC16_7_B0>

Select CRC7 or CRC16 to calculate.

(b) <CRCRX_TX_B0>

Select input data to CRC calculation circuit.

(c) <CRCRESET_B0>

Initialize CRC calculate register.

The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

- 1. Set HSC0CT<CRC16_7_B0> for select CRC7 or CRC16 and <CRCRX_TX_B0> for select calculating data.
- 2. For reset HSC0CR register, write "1" after set <CRCRESET_B0> to "0".
- 3. Write transmit data to HSC0TD register, and wait for finish transmission all data.
- 4. Read HSC0CR register, and obtain the result of CRC calculation.
- 5. Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.



Figure 3.12.10 Flow chart of CRC calculation

(d) <DMAERFW0>

Set clearing interrupt in CPU to unnecessary because be supported RFW0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSCOWE register become to unnecessary. HSCOST<RFW0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(e) <DMAERFR0>

Set clearing interrupt in CPU to unnecessary because be supported RFR0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSC0WE register become to unnecessary. HSC0ST<RFR0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

(f) <UNIT160>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please change the setting when transmitting/receiving is not in operation.

(g) <ALGNEN0>

Select whether using alignment function for transmit/receive per UNIT during full duplex.

Please change the setting when transmitting/receiving is not in operation.

(h) $\langle RXWEN0 \rangle$

Set enable/disable of sequential receiving.

(i) <RXUEN0>

Set enable/disable of receiving operation per UNIT. In case <RXWEN0> = "1", this bit is not valid.

Please change the setting when transmitting/receiving is not in operation.

[Transmit / receive operation mode]

It is supported 6 operation modes. They are selected in <ALGNEN0>, <RXWEN0> and <RXUEN0> registers.

| Operation mode | F | Register setting | | Note |
|----------------------------|---------------------|-------------------|-------------------|---|
| | <algnen0></algnen0> | <rxwen0></rxwen0> | <rxuen0></rxuen0> | |
| (1) Transmit UNIT | 0 | 0 | 0 | Transmit written data per UNIT |
| (2) Sequential transmit | 0 | 0 | 0 | Transmit written data sequentially |
| (3) Receive UNIT | 0 | 0 | 1 | Receive data of only 1 UNIT |
| (4) Sequential receive | 0 | 1 | 0 | Receive automatically if buffer has space |
| (5) Transmit/Receive UNIT | | 0 | 4 | Transmit/receive 1 UNIT with alignment |
| with alignment | 1 | 0 | 1 | per each UNIT |
| (6) Sequential | | | | Transmit/receive sequentially with |
| Transmit/Receive UNIT with | 1 | 1 | 0 | alignment per each UNIT |
| alignment | | | | |

| Table 3.12.3 | transmit/receive | operation | mode |
|--------------|------------------|-----------|------|
| 10010 0.12.0 | | operation | mouc |

Difference between UNIT transmission and Sequential transmission

UNIT transmit mode is transmitted every 1 UNIT by writing data after confirmed HSC0ST<TEND0>=1.The written transmission data is shifted in turn. In hard ware, transmission is kept executing as long as data exists. If it transmit data sequentially, write next data when HSC0TD is empty and HSC0ST<REND0>=1.

UNIT transmission and sequential transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.12.11 show Flow chart of UNIT transmission and Sequential transmission.



Figure 3.12.11 Flow chart of UNIT transmission and Sequential transmission
Difference between UNIT receive and Sequential receive

UNIT receive is the mode that receiving only 1 UNIT data.

By writing "1" to HSCOCT<RXUEN0>, receives 1UNIT data, and received data is loaded in receive data register (HSCORD). When HSCORD register is read, read it after wrote "0" to HSCOCT<RXUEN0>.

If data was read from HSCORD with the condition HSCOCT<RXE0>= "1", 1 UNIT data is received again automatically. In hardware, this mode receives sequentially by Single buffer.

HSC0ST<REND0> is changed during UNIT receiving.

Sequential receive is the mode that receive data and automatically when receive FIFO has space.

Whenever buffer has space, next data is received automatically. Therefore, if data was read after data is loaded in HSCORD, it is received sequentially every UNIT. In hardware, this mode receives sequentially by double buffer.

Figure 3.12.12 show Flow chart of UNIT receive and Sequential receive.



Figure 3.12.12 Flow chart of UNIT receive and Sequential receive

(3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR0(HSC0RD receiving buffer is full), RFW0(HSC0TD transmission buffer is empty), REND0(HSC0RS receiving buffer is full), TEND0(HSC0TS transmission buffer is empty).

RFR0, RFW0 can high-speed transaction by micro DMA.

Following is description of Interrupt \cdot status (example RFW0).

Status register HSC0ST<RFW0> show RFW0 (internal signal that show whether transmission data register exist or not). This register is "0" when transmission data exist. This register is "1" when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.

Interrupt status register HSC0IS<RFWIS0> is set by rising edge of RFW0. This register keeps that condition until write "1" to this register and reset when HSC0WE<RFWWE0> is "1".

RFW0 interrupt generate when interrupt enable register HSC0IE<RFWIE0> is "1". When it is "0", interrupt is not generated.

Interrupt request register HSC0IR<RFWIR0> show whether interrupt is generating or not. Interrupt status write enable register HSC0WE<RFWWE0> set that enables reset for reset interrupts status register by mistake.

Circuit config of transmission data shift register (HSC0TS), receiving register (HSC0RD), receiving data shift register (HSC0RS) are same with above register.

Control register HSC0CT<DMAERFW0>, HSC0CT<DMAERFR0> is register for using micro DMA. When micro DMA transfer is executed by using RFW0 interrupt, set "1" to <DMAERFW0>, and when it is executed by using RFR0 interrupt, set "1" to <DMAERFR0>, and prohibit other interrupt.



Figure 3.12.2 Figurer for interrupt, status

(3-1) Status register

Register shows 4 status.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|----|----|----|----|--|--|---|--|
| HSC0ST | bit Symbol | | | | | TEND0 | REND0 | RFW0 | RFR0 |
| (0C04H) | Read/Write | | | | | | F | २ | |
| | After Reset | | | | | 1 | 0 | 1 | 0 |
| | Function | | | | | Receiving 0:operation 1: no operation | Receive Shift register 0: no data 1: exist data | Transmit buffer 0: untransmitted data exist 1: no untransmitted data | Receive buffer 0:no valid data 1:valid data exist |
| | | | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| (0C05H) | bit Symbol Read/Write | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| (0C05H) | bit Symbol Read/Write After Reset | 15 | 14 | 13 | 12 | | 10 | 9 | 8 |

Figure 3.12.3 HSC0ST Register





(a) <TEND0>

This bit is set to "0" when valid data to transmit exists in the shift register for transmit. It is set to "1" when finish transmitting all the data.

(b) <REND0>

This bit is set to "0" when receiving is in operation or no valid data exist in receive shift register.

It is set to "1", when valid data exist in receive read register and keep the data without shifting.

It is cleared to "0", when CPU read the data and shift to receive read register.

(c) <RFW0>

After wrote the received data to receive data write register, shift the data to receive data shift register. It keeps "0" until all valid data has moved. And it is set to "1" when it can accept the next data with no valid data.

(d) <RFR0>

This bit is set to "1" when received data is shifted from received data shift register to received data read register and valid data exist. It is set to "0" when the data is read and no valid data.

(3-2) Interrupt status register

Register read 4 interrupt status and clear interrupt.

This register is cleared to "0" by writing "1" to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if interrupt enable register is masked.



Figure 3.12.5 HSC0IS Register

| | | | | пос | olo Register | | | | |
|---------|---------------------------|----|--------------|-----|--------------|----------------|----------------|----------------|---------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC11S | bit Symbol | | | / | / | TENDIS1 | RENDIS1 | RFWIS1 | RFRIS1 |
| (0C28H) | Read/Write | | | | | | R/ | /W | |
| | After Reset | | | | / | 0 | 0 | 0 | 0 |
| | | | | | | Read | Read | Read | Read |
| | | | | | | 0:no interrupt | 0:no interrupt | 0:no interrupt | 0:nointerrupt |
| | Function | | | | | 1:interrupt | 1:interrupt | 1:interrupt | 1:interrupt |
| | i unotion | | | | | Write | Write | Write | Write |
| | | | | | | 0:Don't care | 0:Don't care | 0:Don't care | 0:Don't care |
| | | | | | | 1:clear | 1:clear | 1:clear | 1:clear |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | | | | | | | | |
| (| | / | / | | / | / | / | | / |
| (0C29H) | Read/Write | | \backslash | | | | | | \backslash |
| (0C29H) | Read/Write After Reset | | \mathbb{N} | | | \mathbb{N} | | | \mathbb{N} |

Figure 3.12.6 HSC1IS Register

(a) <TENDIS0>

This bit read status of TEND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<TENDWE0>.

(b) <REMDIS0>

This bit read status of REND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RENDWE0>.

(c) <RFWDIS0>

This bit read status of RFW interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RFWWE0>.

(d) <RFRIS0>

This bit read status of RFR interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RFRWE0>. (3-3) Interrupt status write enable register

Register set clear enable for 4 interrupt stasus bit.

| | | | | HSCO | WE Registe | r | | | |
|----------|-------------|----|----|------|------------|---------------------|---------------------|-------------------|-------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0WE | bit Symbol | / | / | | / | TENDWE0 | RENDWE0 | RFWWE0 | RFRWE0 |
| (0C0AH) | Read/Write | | | | | | R/ | W | |
| | After Reset | | | | / | 0 | 0 | 0 | 0 |
| | | | | | | Clear | Clear | Clear | Clear |
| | | | | | | HSC0IS | HSC0IS | HSC0IS | HSC0IS |
| | Function | | | | | <tendis0></tendis0> | <rendis0></rendis0> | <tfwis0></tfwis0> | <rfris0></rfris0> |
| | | | | | | 0: disable | 0: disable | 0: disable | 0: disable |
| | | | | | | 1: enable | 1: enable | 1: enable | 1: enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | / | / | | / | | / | / | |
| (0C0BH) | Read/Write | / | / | | / | | / | / | |
| (000211) | After Reset | | / | / | | | / | / | |
| | Function | | | | | | | | |

Figure 3.12.20 HSC0WE Register

| | | | | HSC1 | WE Registe | r | | | |
|----------|-------------|----|----|------|------------|---------------------|---------------------|-------------------|-------------------|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1WE | bit Symbol | | | | | TENDWE1 | RENDWE1 | RFWWE1 | RFRWE1 |
| (0C2AH) | Read/Write | / | / | / | / | | R/ | W | |
| | After Reset | / | / | / | / | 0 | 0 | 0 | 0 |
| | | | | | | Clear | Clear | Clear | Clear |
| | | | | | | HSC1IS | HSC1IS | HSC1IS | HSC1IS |
| | Function | | | | | <tendis1></tendis1> | <rendis1></rendis1> | <tfwis1></tfwis1> | <rfris1></rfris1> |
| | | | | | | 0: disable | 0: disable | 0: disable | 0: disable |
| | | | | | | 1: enable | 1: enable | 1: enable | 1: enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | / | / | / | / | | | | |
| (0C2BH) | Read/Write | / | / | / | / | | | | |
| (00221.) | After Reset | / | / | / | / | | | | |
| | Function | | | | | | | | |

Figure 3.12.21 HSC1WE Register

(a) <TENDWE0>

This bit set clear enable of HSC0IS<TENDIS0>.

(b) <RENDWE0>

This bit set clear enable of HSC0IS<RENDIS0>.

(c) <RFWWE0>

This bit set clear enable of HSC0IS<RFWIS0>.

(d) < RFRWE0 >

This bit set clear enable of HSC0IS<RFRIS0>.

(3-4) Interrupt enable register

Register set output enable for 4 interrupt.

| - | | | | HSC | 0IE Register | | | | |
|---------|-------------|----|----|-----|--------------|------------|------------|---------------|------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSCOLE | bit Symbol | | | / | / | TENDIE0 | RENDIE0 | RFWIE0 | RFRIE0 |
| (0C0CH) | Read/Write | | | / | | | R/ | W | |
| | After Reset | | | | | 0 | 0 | 0 | 0 |
| | | | | | | TEND0 | REND0 | RFW0 | RFR0 |
| | Function | | | | | interrupt | interrupt | interrupt | interrupt |
| | T unction | | | | | 0: Disable | 0: Disable | 0: Disable | 0: Disable |
| | | | | | | 1: Enable | 1: Enable | 1: Enable | 1: Enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | | | / | | | | | |
| | Read/Write | | | / | | | | | |
| | After Reset | | | | | | | | |
| (0C0DH) | Function | | | | | | | | |

Figure 3.12.22 HSC0IE Register

| | | | | 100 | | | | | |
|---------|-------------|----|----|-----|----|------------|------------|------------|------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1IE | bit Symbol | | | | | TENDIE1 | RENDIE1 | RFWIE1 | RFRIE1 |
| (0C2CH) | Read/Write | | | | | | R/ | W | |
| · · · | After Reset | | | | | 0 | 0 | 0 | 0 |
| | | | | | | TEND1 | REND1 | RFW1 | RFR1 |
| | Function | | | | | interrupt | interrupt | interrupt | interrupt |
| | T difectori | | | | | 0: Disable | 0: Disable | 0: Disable | 0: Disable |
| | | | | | | 1: Enable | 1: Enable | 1: Enable | 1: Enable |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | | | | | | | | |
| | Read/Write | | | | / | / | / | | |
| | After Reset | | | | | | | | |
| (0C2DH) | Function | | | | | | | | |

HSC1IE Register

Figure 3.12.23 HSC1IE Register

(a) <TENDIE0>

This bit set TEND0 interrupt enable.

(b) <RENDIE0>

This bit set REND0 interrupt enable.

(c) <RFWIE0>

This bit set RFW0 interrupt enable.

(d) < RFRIE0 >

This bit set RFR0 interrupt enable.

(3-5) Interrupt request register

Register show generation condition for 4 interrupts.

This regiter read "0" (interrupt doesn't generate) always when Interrupt enable register is masked.

| | | | | HSC | 0IR Register | | | | |
|---------|-------------|----|----|-----|--------------|------------|------------|------------|------------|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0IR | bit Symbol | / | / | / | / | TENDIR0 | RENDIR0 | RFWIR0 | RFRIR0 |
| (0C0EH) | Read/Write | | / | / | / | | F | र | |
| | After Reset | | | | | 0 | 0 | 0 | 0 |
| | | | | | | TEND0 | REND0 | RFW0 | RFR0 |
| | Function | | | | | interrupt | interrupt | interrupt | interrupt |
| | 1 directori | | | | | 0: none | 0: none | 0: none | 0: none |
| | | | | | | 1:generate | 1:generate | 1:generate | 1:generate |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | / | / | / | / | | | | |
| | Read/Write | / | / | / | / | | | | |
| (0C0FH) | After Reset | / | / | / | / | | | | |
| | Function | | | | | | | | |

Figure 3.12.24 HSC0IR Register

| _ | | | | HSC | 1IR Register | | | | |
|---------|-------------|----|----|-----|--------------|------------|------------|------------|------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1IR | bit Symbol | | | | / | TENDIR1 | RENDIR1 | RFWIR1 | RFRIR1 |
| (0C2EH) | Read/Write | | | | | | F | 2 | _ |
| | After Reset | | | | | 0 | 0 | 0 | 0 |
| | | | | | | TEND1 | REND1 | RFW1 | RFR1 |
| | Function | | | | | interrupt | interrupt | interrupt | interrupt |
| | 1 diletion | | | | | 0: none | 0: none | 0: none | 0: none |
| | | | | | | 1:generate | 1:generate | 1:generate | 1:generate |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | / | / | / | | | | | |
| | Read/Write | / | / | / | | | | | |
| (0C2FH) | After Reset | | | | / | / | / | | |
| | Function | | | | | | | | |

Figure 3.12.25 HSC1IR Register

(a) <TENDIR0>

This bit shows condition of TEND0 interrupt generation.

(b) <TENDIR0>

This bit shows condition of REND0 interrupt generation.

(c) <RFWIR0>

This bit shows condition of RFW0 interrupt generation.

(d) <RFRIR0>

This bit shows condition of RFR0 interrupt generation.

(4) HSCOCR (HSC0 CRC register)

Register load result of CRC calculation for transmission/receiving in it.

| | | | | HSC | OCR register | | | | |
|---------|---|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|-------------------|-------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0CR | bit Symbol | CRCD007 | CRCD006 | CRCD005 | CRCD004 | CRCD003 | CRCD002 | CRCD001 | CRCD000 |
| (0C06H) | Read/Write | | | | R | ٤ | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | CRC cal | culation res | ult load reg | ister [7:0] | | |
| | | | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | 15 CRCD015 | 14 CRCD014 | 13 CRCD013 | 12 CRCD012 | 11 CRCD011 | 10 CRCD010 | 9 CRCD009 | 8 CRCD008 |
| (0C07H) | bit Symbol Read/Write | 15 CRCD015 | 14 CRCD014 | 13 CRCD013 | 12 CRCD012 F | 11 CRCD011 | 10 CRCD010 | 9 CRCD009 | 8 CRCD008 |
| (0C07H) | bit Symbol Read/Write After reset | 15 CRCD015 0 | 14 CRCD014 0 | 13 CRCD013 0 | 12 CRCD012 F | 11 CRCD011 ₹ | 10 CRCD010 0 | 9 CRCD009 0 | 8 CRCD008 0 |

Figure 3.12.26 HSC0CR register

| | | | | HSC | 1CR register | | | | |
|---------|-------------|---------|---------|----------|--------------|---------------|-------------|---------|---------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1CR | bit Symbol | CRCD107 | CRCD106 | CRCD105 | CRCD104 | CRCD103 | CRCD102 | CRCD101 | CRCD100 |
| (0C26H) | Read/Write | | | | F | { | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | CRC cal | culation res | ult load reg | ister [7:0] | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | CRCD115 | CRCD114 | CRCD113 | CRCD112 | CRCD111 | CRCD110 | CRCD109 | CRCD108 |
| (0C27H) | Read/Write | | | | F | ٤ | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | CRC calc | ulation resu | It load regis | ster [15:8] | | |

Figure 3.12.27 HSC1CR register

(a) <CRCD015:000>

The result that is calculated according to the setting; HSCOCT<CRC16_7_b0>, <CRCRX_TX_B0> and <CRCRESET_B0>, are loaded in this register. In case CRC16, all bits are valid. In case CRC7, lower 7 bits are valid. The flow will be showed to calculate CRC16 of received data for instance by flowchart. Firstly, initialize CRC calculation register by writing <CRCRESET_B0> = "1" after set <CRC16_7_b0> = "1", <CRCRX_TX_B0> = "0", <CRCRESET_B0> = "0". Next, finish transmitting all bits to calculate CRC by writing data in HSC0TD register. Confirming whether receiving is finished or not use HSC0ST<TEND0>. If HSC0CR register was read after finish, CRC16 of transmission data can read. (5) Transmission data register

Register is register for write transmission data.

| | | | | HSCO |)TD Register | | | | |
|---------|---|-------------------|-------------------|-------------------|-------------------------|------------------------|-------------------|------------------|------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC0TD | bit Symbol | TXD007 | TXD006 | TXD005 | TXD004 | TXD003 | TXD002 | TXD001 | TXD000 |
| (0C10H) | Read/Write | | | | R/ | W | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | Tra | ansmission d | ata register [| 7:0] | | |
| | | 1 | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | 15 TXD015 | 14 TXD014 | 13 TXD013 | 12 TXD012 | 11 TXD011 | 10 TXD010 | 9 TXD009 | 8 TXD008 |
| (0C11H) | bit Symbol Read/Write | 15 TXD015 | 14 TXD014 | 13 TXD013 | 12 TXD012 R/ | 11 TXD011 W | 10 TXD010 | 9 TXD009 | 8 TXD008 |
| (0C11H) | bit Symbol Read/Write After Reset | 15 TXD015 0 | 14 TXD014 0 | 13 TXD013 0 | 12 TXD012 R/ 0 | 11 TXD011 W 0 | 10 TXD010 0 | 9 TXD009 0 | 8 TXD008 0 |

Figure 3.12.28 HSC0TD Register

| | | | | HSC | 1TD Register | | | | |
|---------|-------------|---------|--------|--------|--------------|----------------|--------|--------|--------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| HSC1TD | bit Symbol | TXD0107 | TXD106 | TXD105 | TXD104 | TXD103 | TXD102 | TXD101 | TXD100 |
| (0C30H) | Read/Write | | | | R/ | W | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | Tra | ansmission d | ata register [| 7:0] | | |
| | / | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | TXD115 | TXD114 | TXD113 | TXD112 | TXD111 | TXD110 | TXD109 | TXD108 |
| (0C31H) | Read/Write | | | | R/ | W | | | |
| (/ | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | Trar | nsmission da | ta register [1 | 5:8] | | |

Figure 3.12.29 HSC1TD Register

(a) <TXD015:000>

This bit is bit for write transmission data. When read, the last written data is read.

The data is overwritten when next data was written with condition of this register does not empty. In this case, please write after checked the status of RFW0.

In case HSC0CT<UNIT160>= "1", all bits are valid.

In case HSC0CT<UNIT160>= "0", lower 7 bits are valid.

(6) Receiving data register

Register is register for read receiving data.

| | | | | HSC0F | Not Register | | | | | |
|----------|-------------|--------|-----------------------------|--------|--------------|----------------|--------|--------|--------|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| HSC0RD | bit Symbol | RXD007 | RXD006 | RXD005 | RXD004 | RXD003 | RXD002 | RXD001 | RXD000 | |
| (0C12H) | Read/Write | | | | F | 2 | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | Receive data register [7:0] | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| (004011) | bit Symbol | RXD015 | RXD014 | RXD013 | RXD012 | RXD011 | RXD010 | RXD009 | RXD008 | |
| (0C13H) | Read/Write | | R | | | | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | R | eceive data | register [15.8 | 1 | | | |

Figure 3.12.30 HSC0RD Register

| | | | | HSC1F | Not Register | | | | | |
|----------|-------------|--------|-----------------------------|--------|--------------|----------------|--------|--------|--------|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| HSC1RD | bit Symbol | RXD107 | RXD106 | RXD105 | RXD104 | RXD103 | RXD102 | RXD101 | RXD100 | |
| (0C32H) | Read/Write | | R | | | | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | Receive data register [7:0] | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| (000011) | bit Symbol | RXD115 | RXD114 | RXD113 | RXD112 | RXD111 | RXD110 | RXD109 | RXD108 | |
| (0C33H) | Read/Write | | R | | | | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | | R | leceive data | register [15:8 | 3] | | | |

Figure 3.12.31 HSC1RD Register

(a) <RXD015:000>

HSCORD register is register for reading receiving data. Please read after checked status of RFK.

In case HSC0CT<UNIT160> = "1", all bits are valid.

In case HSC0CT<UNIT160> = "0", lower 7 bits are valid.

(7) Transmit data shift register

Register change transmission data to serial. This register is used for confirming changing condition when LSI test.

| | | | | HSC | OTS Register | | | | | |
|---------|-------------|--------|-------------------------------------|--------|--------------|--------|--------|--------|--------|--|
| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| HSC0TS | bit Symbol | TSD007 | TSD006 | TSD005 | TSD004 | TSD003 | TSD002 | TSD001 | TSD000 | |
| (0C14H) | Read/Write | | | | F | 2 | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | Transmit data shift register [7:0] | | | | | | | |
| | / | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| | bit Symbol | TSD015 | TSD014 | TSD013 | TSD012 | TSD011 | TSD010 | TSD009 | TSD008 | |
| | Read/Write | R | | | | | | | | |
| (0C15H) | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | Transmit data shift register [15:8] | | | | | | | |

Figure 3.12.32 HSC0TS Register

| | | | | HSC | 1TS Register | | | | | |
|---------------------|-------------|--------|------------------------------------|--------|---------------|-----------------|--------|--------|--------|--|
| HSC1TS | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | bit Symbol | TSD107 | TSD106 | TSD105 | TSD104 | TSD103 | TSD102 | TSD101 | TSD100 | |
| (0C34H) | Read/Write | | R | | | | | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | Transmit data shift register [7:0] | | | | | | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| | bit Symbol | TSD115 | TSD114 | TSD113 | TSD112 | TSD111 | TSD110 | TSD109 | TSD108 | |
| (* * * * * * | Read/Write | R | | | | | | | | |
| (0C35H) | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | Function | | | Tran | ısmit data sh | ift register [1 | 5:8] | | | |

Figure 3.12.33 HSC1TS Register

(a) <TSD015:000>

This register is register for reading the status of transmission data shift register. In case HSC0CT<UNIT160>= "1", all bits are valid.

In case HSC0CT<UNIT160>= "0", lower 7 bits are valid.

(8) Receive data shift register

Register is register for reading receive data shift register.

| | | | | HSC | RS Register | | | | |
|-------------------|-------------|--------|--------|--------|---------------|-----------------|--------|--------|--------|
| HSC0RS (0C16H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | bit Symbol | RSD007 | RSD006 | RSD005 | RSD004 | RSD003 | RSD002 | RSD001 | RSD000 |
| | Read/Write | | | | F | 2 | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | Re | ceive data s | hift register [| 7:0] | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | RSD015 | RSD014 | RSD013 | RSD012 | RSD011 | RSD010 | RSD009 | RSD008 |
| (0C17U) | Read/Write | R | | | | | | | |
| (0C17H) | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | function | | | Rec | eive data shi | ift register [1 | 5:8] | | |

Figure 3.12.34 HSC0RS Register

| | | | | HSC1 | RS Register | | | | |
|-------------------|-------------|--------|--------|--------|---------------|------------------|--------|--------|--------|
| HSC1RS (0C36H) | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | bit Symbol | RSD107 | RSD106 | RSD105 | RSD104 | RSD103 | RSD102 | RSD101 | RSD100 |
| | Read/Write | | | | R | { | | | |
| | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Function | | | Re | ceive data s | hift register [| 7:0] | | |
| | | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | bit Symbol | RSD115 | RSD114 | RSD113 | RSD112 | RSD111 | RSD110 | RSD109 | RSD108 |
| (00274) | Read/Write | R | | | | | | | |
| (00371) | After Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | function | | | Rec | eive data shi | ift register [15 | 5:8] | | |

Figure 3.12.35 HSC1RS Register

(a) <RSD015:000>

This register is register for reading the status of receives data shift register. In case HSC0CT<UNIT160>= "1", all bits are valid. In case HSC0CT<UNIT160>="0", lower 7 bits are valid.

3.12.3 Operation timing

Following examples show operation timing.

Setting condition 1:

Transmission in UNIT=8bit, LSB first



Figure 3.12.36 Transmission timing

In above condition, HSC0ST<RFW0> flag is set to "0" just after wrote transmission data. When data of HSC0TD register finish shifting to transmission register (HSC0TS), HSC0ST<RFW0> is set to "1", it is informed that can write next transmission data, start transmission clock and data from HSCLK0 pin and HSSO0 pin at same time with inform.

In this case, HSCOIS, HSCOIR change and INTHSCO interrupt generate by synchronization to rising of HSCOST<RFWO> flag. When HSCOIR register is setting to "1", interrupt is not generated even if HSCOST<RFWO> was set to "1".

When finish transmission and lose data that must to transmit to HSC0TD register and HSC0TS register, transmission data and clock are stopped by setting "1" to HSC0ST<TEND0>, and INTHSC0 interrupt is generated at same time. In this case, if HSC0ST<TEND0> is set to "1" at different interrupt source, INTHSC0 is not generated. Therefore must to clear HSC0IS<RFW0> to "0".

| Setting UNIT tr | ι condition 2: ansmission in UNIT=8bit, LSB first |
|---|--|
| HSC0RD Read pulse —— | η |
| HSC0ST <rfr0></rfr0> | |
| HSC0ST <rend0></rend0> | |
| HSC0IS <rfris0></rfris0> | |
| HSC0IS <rendis0< td=""><td></td></rendis0<> | |
| HSCLK0 pin (<rcpol0>="0") HSCLK0 pin (<rcpol0>="1") HSSI0 pin</rcpol0></rcpol0> | |

Figure 3.12.37 UNIT receiving (HSC0CT<RXUEN0>=1)

If set HSC0CT<RXUEN0> to "1" without valid receiving data to HSC0RD register (HSC0ST<RFR0>=0), UNIT receiving is started. When receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Just after read HSC0RD register, HSC0ST<RFR0> flag is cleared to "0" and it start receiving next data automatically.

If be finished UNIT receiving, set HSCOCT<RXUEN0> to "0" after confirmed that HSCOST<RFR0> was set to "1".

 Setting condition 3: Sequential receiving in UNIT=8 bit, LSB first



Figure 3.12.38 continuous receiving (HSC0CT<RXWEN0>=1)

If set HSC0CT<RXWEN0> to "1" without valid receiving data in HSC0RD register (HSC0ST<RFR0>=0), sequential receiving is started. When first receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to HSC0RD and HSC0RS registers If finished sequential receiving, set HSC0CT<RXWEN0> to "0" after confirmed that HSC0ST<REND0> was set to "1".



Figure 3.12.39 Micro DMA transmission (transmission)

If all bits of HSC0IE register are "0" and HSC0CT<DMAERFW0> is "1", transmission is started by writing transmission data to HSC0TD register.

If data of HSC0TD register is shifted to HSC0TS register and HSC0ST<RFW0> is set to "1" and can write next transmission data, INTHSC0 interrupt (RFW0 interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.

 Setting condition 5: Receiving by using micro DMA in UNIT=8bit, LSB first

| INTHSC0 Interrupt pulse | [| |
|---|--|----------------|
| HSC0RD Read pulse | [| ſ |
| HSC0ST <rfr0></rfr0> | | |
| HSC0ST <rend0></rend0> | | |
| HSC0IS <rfr0></rfr0> | | |
| HSC0IS <rend0></rend0> | | |
| HSCLK0 pin | | |
| HSCLK0 pin (<rcpol0>= "1")</rcpol0> | | |
| HSSI0 pin XLSBX XX> Bit0 Bit1 Bit2 Bit3 Bit4 | MSBX XLSBX X Bit7 Bit0 Bit1 Bit2 B | Sit3 Bit4 Bit7 |

Figure 3.12.40 Micro DMA transmission (UNIT receiving (HSC0CT<RFUEN0>=1))

If all bits of HSC0IE register is "0" and HSC0CT<DMAERFR0> is "1", UNIT receiving is started by setting HSC0CT<RXUEN0> to "1". If receiving data is stored to HSC0RD register and can read receiving data, INTHSC0 interrupt (RFR0 interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.

3.12.4 Example

Following is discription of HSC0 setting method.

(1) UNIT transmission

This example show case of transmission is executed by following setting, and it is generated INTHSC0 interrupt by finish transmission.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising

Setting expample

| ld Id | (pdfc), 0x07 (pdcr), 0x06 | ; Port setting PD0: HSSI0, PD1: HSSO0, PK7: HSCLK0 ; port setting PD0: HSSI0, PD1: HSSO0, PK7: HSCLK0 |
|----------------|------------------------------------|--|
| ldw Idw | (hsc0ct),0x0040 (hsc0md),0x2c43 | ; Set data length to 8bit ; System clock enable, baud rate selection: f _{SYS} /8 ; LSB first, synchronous clock edge setting: set to Rising |
| ld Id ei | (hsc0ie),0x08 (inteahsc0),0x10 | ; Set to TEND0 interrupt enable ; Set INTHSC0 interrupt level to 1 ; Interrupt enable (iff=0) |

;Confirm that transmission data register doesn't have no transmission data

loop

| bi | t 1,(hsc0st) | ; <rfw0>=1 ?</rfw0> |
|--------|---------------|--|
| jr | z,loop | |
| | | |
| ld | (hsc0td),0x3a | ; Write Transmission data and Start transmission |
| • | | |
| | | |
| | | |
| | | |
| HSCOTE |) | |

| Write pulse | _1 |
|-----------------------------|-----------------|
| HSCLK0 output | (Internal clock |
| HSSO0 output | |
| INTHSC0 Interrupt signal | |

Figure 3.12.41 Example of UNIT transmission

(2) UNIT receiving

This example show case of receiving is executed by following setting, and it is generated INTHSC0 interrupt by finish receiving.

UNIT: 8bit LSB first Baud rate selection : fSYS/8 Synchronous clock edge: Rising

Setting example

| ld | (pdfc),0x07 | ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 |
|-----------------|------------------|--|
| ld | (pdcr),0x06 | ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 |
| ldw | (hsc0ct),0x0040 | ; Set data length to 8bit |
| ldw | (hsc0md),0x2c43 | ; System clock enable, baud rate selection : fSYS/8 |
| | | ; LSB first, synchronous clock edge setting: set to Rising |
| ld | (hsc0ie),0x01 | ; Set to RFR0 interrupt enable |
| ld | (inteahsc0),0x10 | ; Set INTHSC0 interrupt level to 1 |
| ei | | ; Interrupt enable (iff=0) |
| set | 0x0,(hsc0ct) | ; Start UNIT receiving |
| | | |
| | | |
| HSC0 Write p | CT | |
| HSCL | K0 output | |
| HSSI0 | input | |
| INTH | SC0 | П |
| Interr | upt signal | |
| HSC0 | RD data | XX X Ox3A |



(3) Sequential transmission

This example show case of transmission is executed by following setting, and it is executed 2byte sequential transmission.

UNIT: 8bit LSB first Baud rate selection: fsys/8 Synchronous clock edge: Rising

Setting example

| ld Id | (pdfc),0x07 (pdcr),0x06 | ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 |
|---------------------|------------------------------|--|
| ldw ldw | (hsc0ct),0x0((hsc0md),0x | Set data length to 8bit System clock enable, baud rate selection: f_{SYS}/8 LSB first, synchronous clock edge setting: set to Rising |
| loop1: bit jr | 1,(hsc0st) z,loop1 | ; Confirm that transmission data register doesn't have no transmission data ; <rfw0>=1 ?</rfw0> |
| ld | (hsc0td),0x3a | ; Write transmission data of first byte and start transmission |
| loop2 bit jr | 1,(hsc0st) z,loop2 | ; Confirm that transmission data register doesn't have no-transmission data ; <rfw0>=1 ?</rfw0> |
| ld | (hsc0td),0x55 | ; Write transmission data of second byte |
| loop3: bit jr | 3,(hsc0st) z,loop3 | ; Confirm that transmission data register doesn't have no-transmission data ; <tend0>=1 ? ; Finish transmission</tend0> |
| HSC0TD Write pul |) Ise | <u>[]</u> |
| HSCLK0 | output | |
| HSSO0 o | CO (REWO) | |
| Interrup | t signal | |

Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.12.43 Example of sequential transmission

(4) Sequential receiving

This example show case of receiving is executed by following setting, and it is executed 2byte sequential receiving.

UNIT: 8bit LSB first Baud rate selection: fsys/8 Synchronous clock edge: Rising

| <u>Setting</u> | <u>g example</u> | |
|----------------|------------------|---|
| ld | (pdfc),0x07 | ; Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0 |
| ld | (pdcr),0x06 | ; Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0 |
| ldw | (hsc0ct),0x0040 | ; Set data length to 8bit |
| ldw | (hsc0md),0x2c43 | ; System clock enable, baud rate selection: f _{SYS} /8 |
| | | ; LSB first, synchronous clock edge setting: set to Rising |
| set | 0x01,(hsc0ct) | ; Start sequential receiving |
| loop1: | | ; Confirm that receiving data register has receiving data of first byte |
| bit | 0,(hsc0st) | ; <rfr0>=1 ?</rfr0> |
| jr | z,loop1 | |
| loop2: | | ; Confirm that receiving data register has receiving data of second byte |
| bit | 2,(hsc0st) | ; <rend0>=1 ?</rend0> |
| jr | z,loop2 | |
| res | 0x01,(hsc0ct) | ; Sequential receiving disable |
| ld | a,(hsc0rd) | ; Read receiving data of first byte |
| loop3: | | ; Confirm that receiving data of second byte is shifted from receiving data shift register to receiving data register |
| bit | (hecOet) | |
| ir | z loon3 | , |
| r bl | w (bsc0rd) | · Read receiving data of second byte |
| N | | |
| υ | | |

| HSC0RD Read pulse | | | | ll | _ |
|----------------------|----|----|------|------|---|
| HSCLK output | | MM | | | - |
| HSSI0 input | | | | | _ |
| HSC0RS data | XX | | X_ | 0x55 | _ |
| HSC0RD data | XX | X | 0x3A | | |
| <rfr0></rfr0> | | | | | |
| <rend0></rend0> | | | | | |
| | | | | | |

Figure 3.12.44 Example of sequential receiving

(5) Sequeintial Transmission by using micro DMA

This example show case of sequential transmission of 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising

Setting example

Main routine

| ; mic | ro DMA setting | |
|---------|---------------------|---|
| ld | (dma0v),0x25 | ; Set micro DMA0 to INTHSC0 |
| ld | wa,0x0003 | ; Set number of micro DMA transmission to that number -1 (third time) |
| ldc | dmac0,wa | |
| ld | a,0x08 | ; micro DMA mode setting: source INC mode, 1 byte transfer |
| ldc | dmam0,a | |
| ld | xwa,0x806000 | ; Set source address |
| ldc | dmas0,xwa | |
| ld | xwa,0xC10 | ; Set source address to HSC0TD register |
| ldc | dmad0,xwa | |
| ; SPI | C setting | |
| ld | (pdfc),0x07 | ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 |
| ld | (pdcr),0x06 | ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 |
| ldw | (hsc0ct),0x0040 | : Set data length to 8bit |
| ldw | (hsc0md).0x2c43 | : System clock enable, baud rate selection: fsys/8 |
| | | ; LSB first, synchronous clock edge setting: set to Rising |
| ld | (hsc0ie),0x00 | ;Set to interrupt disable |
| set | 1,(hsc0ct+1) | ; Set micro DMA operation by RFW0 to enable |
| ld | (intetc01),0x01 | ; Set INTTC0 interrupt level to 1 |
| ei | | ; Interrupt enable (iff=0) |
| loop1: | | ; Confirm that transmission data register doesn't have no transmission data |
| bit | 1,(hsc0st) | ; <rfw0>=1 ?</rfw0> |
| jr | z,loop1 | |
| ld | (hsc0td),0x3a | ; Write Transmission data and Start transmission |
| Interru | pt routine (INTTC0) | |
| loop2: | | |
| bit | 1,(hsc0st) | ; <rfw0> = 1 ?</rfw0> |
| jr | z,loop2 | |
| bit | 3,(hsc0st) | ; <tend0> = 1 ?</tend0> |
| jr | z,loop2 | |
| nop | | |

(6) UNIT receiving by using micro DMA

This example show case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first Baud rate : fsys/8 Synchronous clock edge: Rising

Setting example

Main routine

| ; | micr | o DMA setting | |
|----|--------|---------------------|---|
| | ld | (dma0v),0x25 | ; Set micro DMA0 to INTHSC0 |
| | ld | wa,0x0003 | ; Set number of micro DMA transmission to that number -1 (third time) |
| | ldc | dmac0,wa | |
| | ld | a,0x00 | ; micro DMA mode setting: source INC mode, 1 byte transfer |
| | ldc | dmam0,a | |
| | | | |
| | ld | xwa,0xC12 | ; Set source address to HSC0RD register |
| | ldc | dmas0,xwa | |
| | ld | xwa,0x807000 | ; Set source address |
| | ldc | dmad0,xwa | |
| | | | |
| ; | SPIC | C setting | |
| | ld | (pdfc),0x07 | ; Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0 |
| | ld | (pdcr),0x06 | ; Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0 |
| | | | |
| | ldw | (hsc0ct),0x0040 | ; Set data length to 8bit |
| | ldw | (hsc0md),0x2c43 | ; System clock enable, baud rate selection: f _{SYS} /8 |
| | | | ; LSB first, synchronous clock edge setting: set to Rising |
| | | | |
| | ld | (hsc0ie),0x00 | ; Set to interrupt disable |
| | set | 0,(hsc0ct+1) | ; Set micro DMA operation by RFR0 to enable |
| | ld | (intetc01),0x01 | ; Set INTTC0 interrupt level to 1 |
| | ei | | ; Interrupt enable (iff=0) |
| | | | |
| | set | 0x0,(hsc0ct) | ; Start UNIT receiving |
| | | | |
| In | terrup | ot routine (INTTC0) | |
| | | | |
| lo | op2: | | ; Wait receiving finish case of UNIT receiving |

| loop | 2: | |
|------|----|--|
| | | |

| bit | 0,(hsc0st) | ; <rfr0> = 1 ?</rfr0> |
|-----|------------|----------------------------|
| jr | z,loop2 | |
| res | 0,(hsc0ct) | ; UNIT receiving disable |
| ld | a,(hsc0rd) | ; Read last receiving data |
| nop | | |

3.13 SDRAM Controller (SDRAMC)

TMP92CM27 includes SDRAM controller which supports SDRAM access by CPU. The features are as follows.

(1) Support SDRAM

| Data rate type: | Only SDR (Single data rate) type |
|--------------------|----------------------------------|
| Bulk of memory: | 16/64 Mbits |
| Number of banks: | 2/4 banks |
| Width of data bus: | 16 bit |
| Read burst length: | 1 word/full page |
| Write mode: | Single/burst |

(2) Support Initialize sequence command

All banks precharge command 8 times auto refresh command Mode Register setting command

(3) Access mode

| | CPU Access |
|---------------------|------------------|
| Read burst length | 1 word/full page |
| Addressing mode | Sequential |
| CAS latency (clock) | 2 |
| Write mode | Single/burst |

(4) Access cycle

```
CPU Access (Read/write)
Read cycle:
Write cycle:
```

1 word– 4 states/full page – 1 state Single – 3 states/burst – 1 state 8 bits/16 bits/32 bits

(5) Refresh cycle auto generate

Data size:

- Auto refresh is generated during except SDRAM access.
- Refresh interval is programmable.
- Self refresh is supported

Note 1: Condition of SDRAM's area set by CS3 setting of memory controller.

Control Registers 3.13.1

Figure 3.13.1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---------------------|---------------------|---|--|---|--|---|--|
| SDACR1 | Bit symbol | - | - | SMRD | SWRC | SBST | SBL1 | SBL0 | SMAC |
| (0250H) | Read/Write | | | | R/ | W | | | |
| | After reset | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| | Function | Always write "0" | Always write "0" | Mode register recovery time 0: 1 clock 1: 2 clocks | Write recovery time 0: 1 clock 1: 2 clocks | Burst stop command 0: Precharge all 1: Burst stop | Select burst (Note 1) 00: Reserved 01: Full-page write 10: 1-word re write 11: Full-page write | length d e read, burst ead, single e read, single | SDRAM controller 0: Disable 1: Enable |

| SDRAM | Access | Control | Register 1 |
|-------|---------|---------|--------------|
| | 1100000 | 001101 | 1 togiotor 1 |

Note 1: Execute the mode register setting command after changing <SBL1:0>. If change from "full-page read" to "1-word read", take care setting. Please refer to "3.13.3 4) Limitation point to use SDRAM".

| | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------|---|---|---|--|--|-------|---|------------|
| SDACR2 | Bit symbol | | | | SBS | SDRS1 | SDRS0 | SMUXW1 | SMUXW0 |
| (0251H) | Read/Write | / | / | / | | | R/W | | |
| | After reset | / | / | / | 0 | 0 | 0 | 0 | 0 |
| | Function | | | | Number of banks 0: 2 banks 1: 4 banks | Select ROW address size 00: 2048 rows (11 bits) 01: 4096 rows (12 bits) 10: 8192 rows (13 bits) | | Select address multiplex type 00: TypeA (A9-) 01: TypeB (A10-) | |
| | | | | | | 11: Reserved | d | 10: TypeC (A 11: Reserved | 411-) d |

SDRAM Access Control Register 2

| SDRAM Reliesh Control Register | | | | | | | | |
|--------------------------------|----------------------|---|---|--|--|---|--|--|
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Bit symbol | - | | | SSAE | SRS2 | SRS1 | SRS0 | SRC |
| Read/Write | R/W | | | R/W | | | | |
| After reset | 0 | | | 1 | 0 | 0 | 0 | 0 |
| Function | Always write "0". | | | SR Auto Exit function 0: Disable 1: Enable | Refresh inter 000: 47 state 001: 78 state 010: 97 state 011: 124 sta | rval es 100: 1 es 101: 1 es 111: 2 tes 111: 3 | 56 states 95 states 49 states 12 states | Auto refresh 0: Disable 1: Enable |

SDRAM Refresh Control Register

| | | | | | - | | | | |
|-----------------|-------------|---|---|---|---|---|---|---|------------------------|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SDCMM 0253H) | Bit symbol | | | | | | SCMM2 | SCMM1 | SCMM0 |
| | Read/Write | | | | | | R/W | | |
| | After reset | | | | | | 0 | 0 | 0 |
| | Function | | | | | | Command e: (Note 1) (No 000: Not exe 001: Execute a. Precha b. 8 times c. Set mo 100: Set mo 101: Execute 110: Execute | xecuting te 2) ecute e initialize com arge all banks s auto refresh ode register de register e self refresh E e self refresh E | imand Entry EXIT |
| | | | | | | | 110: Execute self refresh EXIT Others: Reserved | | |

SDRAM Command Register

Note 1: <SCMM2:0> is cleared to "000" after a command is executed. But <SCMM2:0> is not cleared by executing the self refresh Entry command. It is cleared by executing the self refresh Exit command.

Note 2: When command except the self refresh Exit command is executed, write command after checking that <SCMM2:0> are "000".

Figure 3.13.1 SDRAM Control Registers

3.13.2 Operation Description

(1) Memory access control

Access controller is enabled when SDACR1<SMAC> = 1. And then SDRAM control signals (\overline{SDCS} , \overline{SDRAS} , \overline{SDCAS} , \overline{SDWE} , SDLLDQM, SDLUDQM, SDCLK and SDCKE) are operating during the time CPU accesses CS3 area.

In the access cycle, outputs row/column multiplex address through A0 to A15 pin. And multiplex width is decided by setting SDACR2<SMUXW0:1>. The relation between multiplex width and row/column address is shown in Table.

| TMP92CM27 | Address of SDRAM Access Cycle | | | | | | | |
|-----------|-------------------------------|-------------------------------|-------------------------------|---|---|--|--|--|
| Pin Name | | Row Address | | Column Address | | | | |
| | TypeA <smuxw> "00"</smuxw> | TypeB <smuxw> "01"</smuxw> | TypeC <smuxw> "10"</smuxw> | 16-Bit Data Bus Width B1CSH <bnbus> = "01"</bnbus> | 32-Bit Data Bus Width B1CSH <bnbus> = "10"</bnbus> | | | |
| A0 | A9 | A10 | A11 | A1 | A2 | | | |
| A1 | A10 | A11 | A12 | A2 | A3 | | | |
| A2 | A11 | A12 | A13 | A3 | A4 | | | |
| A3 | A12 | A13 | A14 | A4 | A5 | | | |
| A4 | A13 | A14 | A15 | A5 | A6 | | | |
| A5 | A14 | A15 | A16 | A6 | A7 | | | |
| A6 | A15 | A16 | A17 | A7 | A8 | | | |
| A7 | A16 | A17 | A18 | A8 | A9 | | | |
| A8 | A17 | A18 | A19 | A9 | A10 | | | |
| A9 | A18 | A19 | A20 | A10 | A11 | | | |
| A10 | A19 | A20 | A21 | AP | AP | | | |
| A11 | A20 | A21 | A22 | | | | | |
| A12 | A21 | A22 | A23 | Row address | | | | |
| A13 | A22 | A23 | EA24 | | | | | |
| A14 | A23 | EA24 | EA25 | | | | | |
| A15 | EA24 | EA25 | EA26 | | | | | |

Table 3.13.1 Address Multiplex

Burst length of SDRAM read/write by CPU can be select by setting SDACR1<SBL1:0>.

SDRAM access cycle is shown in Table 3.13.2 and Table 3.13.3.

SDRAM access cycle number is not depending on B3CSL registers setting.

In the full page burst read/write cycle, a mode register set cycle and a precharge cycle are inserted automatically to cycle front and back.

(2) Instruction executing on SDRAM

CPU can be executed instructions that are asserted to SDRAM. However, below function is not operated.

- a) Executing HALT instruction
- b) Executing instructions that write to SDCMM register

When the above mentioned is operated, it is necessary to execute it by another memory such as built-in RAM.








(3) Refresh control

This LSI supports two refresh commands of auto refresh and self refresh.

(a) Auto refresh

The auto refresh command is generated intervals that set to SDRCR<SRS2:0> automatically by setting SDRCR<SRC> to "1". The generation interval can be set between 47 to 312 states (2.4 μ s to 15.6 μ s at f_{SYS} = 20 MHz).

CPU operation (instruction fetch and execution) stops while performing the auto refresh command. The auto refresh cycle is shown in Figure 3.13.4 and the auto refresh generation interval is shown in Table 3.13.2. Auto self refresh doesn't operate at IDLE1 mode and STOP mode. It can be used only with CPU operation NORMAL mode or IDLE2 mode.



Figure 3.13.4 Timing of Auto Refresh Cycle

| SDR | CR <srs< td=""><td>2:0></td><td>Insertion</td><td colspan="8">isertion f_{SYS} Frequency (System clock)</td></srs<> | 2:0> | Insertion | isertion f _{SYS} Frequency (System clock) | | | | | | | |
|------|--|------|---------------------|--|--------|----------|--------|----------|--------|--|--|
| SRS2 | SRS1 | SRS0 | Interval (State) | 6 MHz | 10 MHz | 12.5 MHz | 15 MHz | 17.5 MHz | 20 MHz | | |
| 0 | 0 | 0 | 47 | 7.8 | 4.7 | 3.8 | 3.1 | 2.7 | 2.4 | | |
| 0 | 0 | 1 | 78 | 13.0 | 7.8 | 6.2 | 5.2 | 4.5 | 3.9 | | |
| 0 | 1 | 0 | 97 | 16.2 | 9.7 | 7.8 | 6.5 | 5.5 | 4.9 | | |
| 0 | 1 | 1 | 124 | 20.7 | 12.4 | 9.9 | 8.3 | 7.1 | 6.2 | | |
| 1 | 0 | 0 | 156 | 26.0 | 15.6 | 12.5 | 10.4 | 8.9 | 7.8 | | |
| 1 | 0 | 1 | 195 | 32.5 | 19.5 | 15.6 | 13.0 | 11.1 | 9.8 | | |
| 1 | 1 | 0 | 249 | 41.5 | 24.9 | 19.9 | 16.6 | 14.2 | 12.4 | | |
| 1 | 1 | 1 | 312 | 52.0 | 31.2 | 25.0 | 20.8 | 17.8 | 15.6 | | |

blo 3 13 2 Refresh Cycle Insertion Interval

(b) Self refresh

The self refresh command is generated by making it to SDCMM<SCMM2:0> to "101". The self refresh cycle is shown in Figure 3.13.5. During self refresh Entry, refresh is performed inside SDRAM (an auto refresh command is not needed).

- Note 1: When stand-by mode is cancelled by a reset, the I/O registers are initialized, therefore, auto refresh is not performed.
- Note 2: During self refresh Entry, it cannot be accessed to SDRAM.
- Note 3: After the self refresh Entry command, shift CPU to IDLE1 or STOP mode. When during setting HALT instruction and SDCMM <SCMM2:0> to "101", execute NOP (more than 10 bytes) or another instructions.



Figure 3.13.5 Timing of Self Refresh Cycle

Self-Refresh condition is released by executing Serf-Refresh command. Way to execute Self-Refresh EXIT command is 2 ways: write "110" to SDCMM<SCMM2:0>, or execute EXIT automatically by synchronizing to releasing HALT condition. Both ways, after it executes Auto-Refresh at once just after Self-Refresh EXIT, it executes Auto-Refresh at setting condition. When it became EXIT by writing "110" to <SCMM2:0>, <SCMM2:0> is cleared to "000".

EXIT command that synchronize to release HALT condition can be prohibited by setting SDRCR<SSAE> to "0". If don't set to EXIT automatically, set to prohibit. If using condition of SDRAM is satisfied by operation clock frequency (clock gear down, SLOW mode condition and so on) is falling, set to prohibit. Figure 3.13.6 shows execution flow in this case.



Figure 3.13.6 Execution flow example (Execute HALT instruction at low-speed clock).

| ; ****** | *Sample pro | ogram ******* | | |
|----------|-------------|---------------------------|---|---|
| LOOP1: | | | | |
| | LDB | A, (SDCMM) | ; | Check the command register clear |
| | ANDB | A, 00000111B | ; | |
| | J | NZ, LOOP1 | ; | |
| | | | | |
| | IDW | (SDRCR) 0000010100000011B | | Auto Exit disable Self refresh Entry |
| | LDW | | , | |
| | NOP×10 | | ; | Wait Self refresh Entry command executing |
| | LD | (SYSCR1), XXXXX001B | ; | fc/2 |
| | HALT | | | |
| | NOP | | ; | Self refresh Exit (Internal signal only) |
| | | | | |
| | LD | (SYSCR1), XXXXX000B | ; | fc |
| | LD | (SDCMM), 00000110B | ; | Self refresh Exit (command) |
| | LD | (SDRCR), 00011B | ; | Auto Exit enable |
| | | | | |

(4) SDRAM initialize

After released reset, it can generate the following cycle that is needed to SDRAM. The cycle is shown in Figure 3.13.7.

- 1. Precharge all banks
- 2. The auto refresh cycle of 8 cycles
- 3. Set a Mode register

The above cycle is generated by setting SDCMM<SCMM2:0> to "001".

While performing this cycle, operation (an instruction fetch, command execution) of CPU is stopped.

In addition, before execute an initialization cycle, set port as SDRAM control signal and an address signal (A0 to A15).

After the initialization cycle was finished, SDCMM<SCMM2:0> is set to "000" automatically.



Figure 3.13.7 Timing of Initialization Cycle

(5) Connection example

The example of connection with SDRAM is shown in Table 3.13.3 and Figure 3.13.8.

| | | SDRA | M Pin | Name | |
|-----------------|-------|--------|---------|----------|-------|
| IMP92CM27 | D | ata Bu | s Width | : 16 Bit | ts |
| Fill Name | 16 M | 64 M | 128 M | 256 M | 512 M |
| A0 | A0 | A0 | A0 | A0 | A0 |
| A1 | A1 | A1 | A1 | A1 | A1 |
| A2 | A2 | A2 | A2 | A2 | A2 |
| A3 | A3 | A3 | A3 | A3 | A3 |
| A4 | A4 | A4 | A4 | A4 | A4 |
| A5 | A5 | A5 | A5 | A5 | A5 |
| A6 | A6 | A6 | A6 | A6 | A6 |
| A7 | A7 | A7 | A7 | A7 | A7 |
| A8 | A8 | A8 | A8 | A8 | A8 |
| A9 | A9 | A9 | A9 | A9 | A9 |
| A10 | A10 | A10 | A10 | A10 | A10 |
| A11 | BS | A11 | A11 | A11 | A11 |
| A12 | I | BS0 | BS0 | A12 | A12 |
| A13 | I | BS1 | BS1 | BS0 | BS0 |
| A14 | I | I | I | BS1 | BS1 |
| A15 | I | I | I | I | - |
| SDCS | CS | CS | CS | CS | CS |
| SDLUDQM | UDQM | UDQM | UDQM | UDQM | UDQM |
| SDLLDQM | LDQM | LDQM | LDQM | LDQM | LDQM |
| SDRAS | RAS | RAS | RAS | RAS | RAS |
| SDCAS | CAS | CAS | CAS | CAS | CAS |
| SDWE | WE | WE | WE | WE | WE |
| SDCKE | CKE | CKE | CKE | CKE | CKE |
| SDCLK | CLK | CLK | CLK | CLK | CLK |
| SDACR | 00: | 00: | 01: | 01: | 10: |
| <smuxw></smuxw> | ТуреА | ТуреА | ТуреВ | ТуреВ | TypeC |

Table 3.13.3 Connection with SDRAM

(An) : Row address

: Command address pin of SDRAM



1 M word \times 4 Banks \times 16 bits

Figure 3.13.8 Connection with SDRAM (4 M word × 16 bits)

3.13.3 Limitation point to use SDRAM

There are some points to notice when using SDRAMC. Please refer to the section under below and please be careful.

1. WAIT access

When it uses SDRAM, some limitation is added if it access to memory except SDRAM. In N-WAIT setting of this LSI, if setting time is inserted as external WAIT, set time less than Auto Refresh cycle (Auto Refresh function that is controlled by SDRAM controller) \times 8190.

2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)

When command that SDRAM controller has (SR-Entry, Initialize and Mode-set) is executed, execution time is needed few states.

Therefore, when HALT instruction is executed after the SDRAM command, please insert NOP more than 10 bytes or other 10 instructions before executing HALT instruction.

3. AR (Auto Refresh) interval time

When using SDRAM, set CPU clock that satisfy minimum operation frequency for SDRAM and minimum refresh cycle.

When SLOW mode is used by using SDRAM or it use system that clock gear may become down, consider AR cycle for SDRAM.

When AR cycle is changed, set to disable by writing "0" to SDRCR<SRC>.

4. Note of when changing access mode

If changing access mode from "full page read" to "1 word read", execute following program. This program must not execute on the SDRAM.

| di | | ; Interrupt Disable (Added) |
|----|---|---------------------------------------|
| ld | a,(optional external memory address) | ; Dummy read instruction (Added) |
| ld | (sdacr1),00001101b | ; Change to "1-word read" |
| ld | (sdcmm),0x04 | ; Execute MRS (mode register setting) |
| ei | | ; Interrupt enable (Added) |

3.14 Analog/Digital Converter

The TMP92CM27 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 12-channel analog input.

Figure 3.14.1 is a block diagram of the AD converter. The 12-channel analog input pins (AN0 to AN11) are shared with the input-only port M and port N so they can be used as an input port.

Note: When IDLE2, IDLE1, or STOP mode is selected, as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



Figure 3.14.1 Block Diagram of AD Converter

3.14.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1, and ADMOD2. The 24 AD conversion data result registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion.

Figure 3.14.2 to Figure 3.14.6 shows the registers related to the AD converter.

| | | 7 | (| 6 | 5 | | 4 | : | 3 | | 2 | | 1 | (|) |
|---------|-------------|--|---|--|----------------------|------------|---|--|---|---|--|---|---|---|--|
| ADMOD0 | Bit symbol | EOCF | AD | BF | - | | _ | IT | M0 | REF | PEAT | SC | CAN | A | DS |
| (12B8H) | Read/Write | | R | | | | | - | R | /W | | | | | |
| | After reset | 0 | (| 0 | 0 | | 0 | (| 0 | | 0 | - | 0 | (|) |
| | Function | AD conversion end flag 0: Conversio in progres 1: Conversio complete | AD conve busy f n 0: Conv s stop n 1: Con in pr | rsion lag version ped version rogress | Always write "0". | write "0". | | Interru specif in conve chann fixed r mode 0: Eve conv 1: Eve four conv | ipt ication rsion el repeat ry version ry th version | Repe mode specil 0: Sing conv 1: Rep conv mod | at fication gle version eat version le | Scan speci 0: Cor cha fixed 1: Cor cha scal | mode fication nel d mode nversion nnel n mode | AD convel start 0: Don' 1: Start conv Always when re | rsion t care ersion 0 ead. |
| | | | | | | | | | J | | | | | | |
| | | | | | | | | | | | 1 | | J | | |
| | | | | | | | | \square | AD co | nversio | on start | | | | |
| | | | | | | | | 1 | 0 | Don't c | are | | | | |
| | | | | | | | | | 1 | Start A | D conv | ersion. | | | |
| | | | | | | | | - | Note: A | Always | read a | s 0. | | | |
| | | | | | | | | | AD sc | an mo | de setti | na | | | |
| | | | | | | | | | 0 | AD con | versior | n chanı | nel fixe | d mode | |
| | | | | | | | | | 1 | AD con | versior | n chanı | nel sca | n mode | • |
| | | | | | | | | | AD re | peat m | ode se | tting | | | |
| | | | | | | | |] | 0 | AD sing | gle con | versior | n mode | | |
| | | | | | | | |] | 1 | AD rep | eat cor | iversio | n mode | | |
| | | | | | | | | \rightarrow | Speci chann | fy AD o lel fixed | onvers 1 repea | ion inte t conve | errupt fo ersion r | or node | |
| | | | | | | | | | Ś | Channe <scan< td=""><td>el fixed l> = "0"</td><td>repeat , <ref< td=""><td>t conve PEAT></td><td>rsion m = "1"</td><td>iode</td></ref<></td></scan<> | el fixed l> = "0" | repeat , <ref< td=""><td>t conve PEAT></td><td>rsion m = "1"</td><td>iode</td></ref<> | t conve PEAT> | rsion m = "1" | iode |
| | | | | | | | | | 0 | Genera | ites inte | errupt e | every co | onversi | on. |
| | | | | | | | | | 1 | Genera convers | ites inte sion. | errupt e | every fo | ourth | |
| | | | | | | | | | AD co | nversio | on busy | / flag | | | |
| | | | | | | | | | 0 | AD con | versior | n stopp | ed | | |
| | | | | | | | | | 1 | AD con | versior | n in pro | gress | | |
| | | | | | | | | | AD co | nversio | on in pr | ogress | ; | | |
| | | | | | | | |] | 0 | Before | or durii | ng AD | conver | sion | |
| | | | | | | | | | 1 | AD con | versior | n comp | lete | | |

AD Mode Control Register 0



| MODI T 6 5 4 3 2 1 0 BisHi VREFON 12AD - - ADCH3 ADCH2 ADCH1 ADCH0 ReadWrite R/W | | | | - | | | | 9.0.0 | | | | | |
|--|--------|------------|-------------|------------|-----------|---------|---|------------|----------|------------------------------|---|--|-------------------------|
| MODD BBH bit Symbol VREFON IZAD - - ADCH3 ADCH2 ADCH1 ADCH0 ReadWrite R/W | | | 7 | 6 | | 5 | 4 | : | 3 | 2 | | 1 | 0 |
| Read/Write R/W R/W R/W R/W R/W $y t \ge y + k$ 0 0 0 0 0 0 0 Function VREF IDLE2 application is top 0: OFF Always write 'U'. Always write 'U'. Analog input channel selection Analog input channel selection 0: OFF 1 Operate 1 ADCH3:0> Analog input channel selection 1 Channel (Channel) (Scannel) 1 ADCH3:0> Analog input channel selection 1 1 1 ADCH3:0> Analog input channel selection 1 1 ADCH3:0> Analog input channel selection 1 1 ADCH3:0> AND ANO ANO 2 ADCH3:0> AND ANO ANO ANO ADDI AND ANO ANI AN2 AN3 ADI1 ANO ANI ANO ANI AN2 AN3 ADI1 ANS ANO ANI AN2 AN3 AN4 AN3 AN4 AN3 AN4 AN3 AN4 AN3 <td< td=""><td></td><td>bit Symbol</td><td>VREFON</td><td>I2AD</td><td></td><td>_</td><td>_</td><td>AD</td><td>СНЗ</td><td>ADCH</td><td>12</td><td>ADCH1</td><td>ADCH0</td></td<> | | bit Symbol | VREFON | I2AD | | _ | _ | AD | СНЗ | ADCH | 12 | ADCH1 | ADCH0 |
| Utry F& 0 0 0 0 0 0 0 0 Function VREF application 0: Stop control 0: OF IDLE2 1: OPerate Always write '0'. Always write '0'. Analog input channel selection Analog input channel selection 1 Channel (channel) 1 Channel (scannel) 1 ADCH3:0> 0 0 1 (channel) (scannel) 0000 ANN ANO ANO ANI ANO 0010 ANZ ANO ANI ANO ANI 0010 ANZ ANO ANI ANZ ANI ANZ ANI 0111 ANS | 12B9H) | Read/Write | R/W | R/W | | R/ | w | | | | R/V | V | |
| Function VREF application 0: Stop 1: Operate Always write "0". Always write "0". Analog input channel selection Analog input channel selection 0: OFF 1 0 1 1: ON ADMOD0-SCANs 1 1 ADCH3:0> Channel (scannel) 1 1 ADCH3:0> Channel (scannel) 1 1 0000 ANI ANO - ANI ANO - ANI 0010 ANI ANO - ANI - AN2 - AN3 - - AN4 0110 ANS ANO - ANI - AN2 - AN3 - - AN4 0101 ANS ANO - ANI - AN2 - AN3 - - AN4 - AN5 - AN6 0110 ANB ANO - ANI - AN2 - AN3 - - AN4 - AN5 - AN6 0110 ANB ANO - ANI - AN2 - AN3 - - AN4 - AN5 - AN6 - AN7 1000 ANB ANO - ANI - AN2 - AN3 - - AN4 - AN5 - AN6 - AN7 1000 ANB ANO - ANI - AN2 - AN3 - - ANA - AN5 - AN6 - AN7 1001 ANB ANO - ANI - AN2 - AN3 - - ANA - AN5 - AN6 - AN7 - ANB ANB - ANF - ANS - AN6 - AN7 - - ANB - ANF - ANS - AN6 - AN7 - ANB - ANB - ANB - AN1 - AN2 - AN3 - - ANB - ANB - AN1 | , | リセット後 | 0 | 0 | | 0 | 0 | | 0 | 0 | | 0 | 0 |
| application 0: Otrori 0: OFF 0: Stop 1: Operate write *0*. Analog input channel selection Analog input channel selection Analog input channel selection 1 Analog input channel selection 1 ADCH3:0> ANO ANO ANI ANO ANO ANO ANI ANO ANI ANO ANI ANO ANI ANO ANI ANI ANO ANO ANI ANI ANO ANI <td>ĺ</td> <td>Function</td> <td>VREF</td> <td>IDLE2</td> <td>Alw</td> <td>ays</td> <td>Always</td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> | ĺ | Function | VREF | IDLE2 | Alw | ays | Always | | - | | | | |
| $\begin{array}{ c c c c c c } \hline 0: OFF \\ \hline 1: ON \\ \hline 0: OFF \\ \hline 1: ON \\ \hline \\ \hline 1: ON \\ \hline \\ $ | | | application | 0: Stop | write | e "0". | write "0". | | An | alog input channel selection | | | |
| 0: OFF 1: ON Analog input channel selection ADDMODO-SSCAN O 1 Channel (Channel) (Channel) (Scanned) 0000 AN0 0001 AN1 0010 AN1 0011 AN2 0010 AN1 0010 AN1 0011 AN3 0100 AN4 0101 AN2 0101 AN5 AN4 AN0<-AN1 | | | control | 1: Operate | | | | | | | | | |
| Analog input channel selectionAnalog input channel selectionADMODO-SCAN01Channel(Channel)Scanned(Channel)0000AN0AN00001AN1AN0 \rightarrow AN1 \rightarrow AN20010AN2AN0 \rightarrow AN1 \rightarrow AN20011AN3AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN30100AN4AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN30101AN5AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN30101AN6AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN30111AN6AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN30111AN7AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN50111AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN81000AN8AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN8 \rightarrow AN8 \rightarrow AN9 \rightarrow AN101001AN9AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN8 \rightarrow AN9 \rightarrow AN101011AN10AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN8 \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN1 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN1 \rightarrow AN2 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN10 \rightarrow AN10 \rightarrow AN10 \rightarrow AN10 \rightarrow AN10 \rightarrow | | | 0: OFF | | | | | | | | | | |
| Anatog input channel selectionADMOD0-SCAN>01(Channel)(Channel)(Scanned)0000ANOANO0001ANIANOANI0011AN2ANIANO0011AN2ANIANO0011AN3AN0AN1AN1ANO0111AN3AN0AN1AN1ANO0100AN4AN0AN1AN1AN20111AN5AN4AN50110AN6AN4AN50111AN7AN4AN50111AN7AN4AN50111AN7AN4AN50111AN7AN4AN50111AN8AN8AN91000AN8AN8AN91001AN9AN4AN5AN8AN91010AN10AN1AN2AN8AN9AN4AN5AN8AN9AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN4AN5AN | ļ | | 1: ON | | | | | | | | | | |
| Analog input channel selection $ADMOD0$ 01 $(Channel)$ $(Channel)$ $(Channel)$ $(ADCH3:0>$ $(Dhannel)$ $(Channel)$ $(D000)$ AN0AN0 0000 AN0AN1 0010 AN2AN0 \rightarrow AN1 \rightarrow AN2 0011 AN3AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 0110 AN4AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 1000 AN8AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \rightarrow AN8 \rightarrow AN9 1011 AN1 $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3\rightarrow AN8 \rightarrow AN91011AN1AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3\rightarrow AN8 \rightarrow AN91011AN10AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3\rightarrow AN8 \rightarrow AN91011AN11AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3\rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN111010AN10AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3\rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11\rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN111000^{-1111}100^{-1111}$ | | | | | | | | | | | - | | I |
| $\begin{array}{ c c c c c } \hline \begin{array}{ c c c } \hline & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$ | | | | | | | | Ana | alog inp | out chanr | nel se | election | |
| $\begin{array}{ c c c c c } \hline (Channel) & (Channel) &$ | | | | | | \land | DMOD0 <sc< td=""><td>AN></td><td>0</td><td></td><td></td><td>1</td><td></td></sc<> | AN> | 0 | | | 1 | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | | | Chan | nel | | (Chai | nnel) |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | < ADC | H3:0> | \searrow | fixed | d / | | scan | ned) |
| $ \begin{array}{ c c c c c c } \hline 0001 & AN1 & AN0 \rightarrow AN1 \\ \hline 0010 & AN2 & AN0 \rightarrow AN1 \rightarrow AN2 \\ \hline 0011 & AN3 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0100 & AN4 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0100 & AN4 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 & AN6 \\ \hline 0110 & AN5 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline 1000 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 & AN9 & AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 & AN10 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1010 & AN10 & AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1000 -1111 & Please do not set up. \\ \hline \hline 1 & Operate \\ \hline Control of application of reference voltage to AD converter \\ \hline \end{array}$ | | | | | | | 0000 | | AN | D | AN0 | | |
| $ \begin{array}{ c c c c c c } \hline 0010 & AN2 & AN0 \rightarrow AN1 \rightarrow AN2 \\ \hline 0011 & AN3 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0100 & AN4 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 & AN6 & AN7 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1010 & AN10 & AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1100 \sim 1111 & Please do not set up. \\ \hline \end{array}$ | | | | | | | 0001 | | AN | 1 | AN0 | \rightarrow AN1 | |
| $ \begin{array}{ c c c c c c } \hline 0011 & AN3 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0100 & AN4 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \\ \hline 0101 & AN5 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \\ \hline 0110 & AN6 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline AN1 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \\ \hline 1010 \rightarrow AN1 \\ \hline D111 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \\ \hline 100 \rightarrow AN1 \\ \hline D111 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \\ \hline D111 & Deprate \\ \hline Control d application of reference voltage to AD converter \\ \hline \end{array}$ | | | | | | | 0010 | | AN2 | 2 | AN0 | \rightarrow AN1 \rightarrow | AN2 |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | 0011 | | ANS | 3 | AN0 | \rightarrow AN1 \rightarrow | $AN2 \rightarrow AN3$ |
| $ \begin{array}{ c c c c c } & & \rightarrow AN4 \\ \hline & & \rightarrow AN4 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline & & O110 \\ \hline & & AN6 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN8 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN8 \\ \hline & & 1001 \\ \hline & & AN9 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN8 \rightarrow AN9 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN8 \rightarrow AN9 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline & & AN1 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline & & AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline & & 1011 \\ \hline & & AN11 \\ \hline & & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline & & AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline & & 1010 \\ \hline & & I011 \\ \hline & & AN11 \\ \hline & & AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline & & I010 \\ \hline & & I011 \\ \hline & & I010 \\ \hline & & I011 \\ \hline & & I010 \\ \hline & & I011 \\ \hline & & I012 \\ \hline & & IDLE2 control \\ \hline & & 0 \\ \hline & & IDLE2 control \\ \hline & 0 \\ \hline & & IDLE2 control \\ \hline & 0 \\ \hline & & IDLE2 control \\ \hline & 0 \\ \hline & & IDLE2 control \\ \hline & 0 \\ \hline & & AD \\ $ | | | | | | | 0100 | | AN4 | 4 | AN0 | \rightarrow AN1 \rightarrow | $AN2 \rightarrow AN3$ |
| $\begin{array}{ c c c c c c } \hline 0101 & AN5 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \\ \hline 0110 & AN6 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1000 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN1 & AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1010 & AN1 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 100 \rightarrow AN1 & AN2 \rightarrow AN3 \\ \hline AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN1 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \rightarrow AN1 \rightarrow AN2 \rightarrow A$ | | | | | | | | | | \rightarrow | AN4 | ļ | |
| $ \begin{array}{ c c c c c } & & \rightarrow AN4 \rightarrow AN5 \\ \hline 0110 & AN6 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1100 \sim 1111 & Please do not set up. \\ \hline \hline 1 & Operate \\ \hline Control of application of reference voltage to \\ & AD converter \\ \hline \end{array}$ | | | | | | | 0101 | | ANS | 5 | AN0 | \rightarrow AN1 \rightarrow | $AN2 \rightarrow AN3$ |
| $ \begin{array}{ c c c c c c c c } \hline 0110 & AN6 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1000 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 0 & AN8 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1010 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1010 & AN11 & Please do not set up. \\ \hline \hline$ | | | | | | | | | | \rightarrow | AN4 | $\rightarrow AN5$ | |
| $ \begin{vmatrix} $ | | | | | | 0110 AN | | ANG | 6 | AN0 | \rightarrow AN1 \rightarrow | $AN2 \rightarrow AN3$ | |
| $\begin{array}{ c c c c c } \hline 0111 & AN7 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline 1000 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 & AN10 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1010 & AN11 & Please do not set up. \\ \hline \begin{array}{ c c c c c c c c c c } \hline 0 & Stop \\ \hline 1 & Operate \\ \hline Control of application of reference voltage to \\ AD converter \\ \hline \end{array}$ | | | | | | | | | | \rightarrow | → AN4 | $\rightarrow AN5 \rightarrow$ | AN6 |
| $ \begin{array}{ c c c c c } & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline 1000 & AN8 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 & \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 & \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 & \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 & \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \hline \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN1 & \\ \hline 1010 & AN11 & Please do not set up. \\ \hline \\ $ | | | | | | | 0111 | | AN7 | 7 | AN0 | \rightarrow AN1 \rightarrow | $AN2 \rightarrow AN3$ |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | | | | \rightarrow | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 | | |
| $\begin{array}{ c c c c c } & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \\ \hline 1001 & AN9 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & I100 \sim 1111 & Please do not set up. \\ \hline \hline 1 & Operate \\ \hline Control of application of reference voltage to \\ AD converter \\ \hline \end{array}$ | | | | | | | 1000 | | AN | 3 | $ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ | | |
| $\begin{array}{ c c c c c } \hline & & & & & & & \\ \hline & & & & & & \\ \hline & & & &$ | | | | | | | | | | \rightarrow | AN4 | $I \rightarrow AN5 \rightarrow$ | $AN6 \rightarrow AN7$ |
| $1001 \qquad AN9 \qquad AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \\ 1010 \qquad AN10 \qquad AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ 1011 \qquad AN11 \qquad AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ 1100 \sim 1111 \qquad Please do not set up.$ | | | | | | | | | | \rightarrow | AN8 | 3 | |
| $ \begin{array}{ c c c c c c } & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \\ \hline 1010 & AN10 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ \hline 1011 & AN11 & AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ & \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ & \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ \hline 1100 \sim 1111 & Please do not set up. \\ \hline \\ \hline \\ & \hline \\ \\ & \hline \\ & \hline \\ & \hline \\ \\ \\ & \hline \\ \\ \\ \\$ | | | | | | | 1001 | | ANS | 9 | ANO | $\rightarrow AN1 \rightarrow$ | $AN2 \rightarrow AN3$ |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | | | \rightarrow | AN4 | $I \rightarrow AN5 \rightarrow$ | $AN6 \rightarrow AN7$ |
| $1010 \qquad AN10 \qquad AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \\ 1011 \qquad AN11 \qquad AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3 \\ \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 \\ \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 \\ 1100 \sim 1111 \qquad Please do not set up. \\ \hline 1 \qquad Derate \\ Control of application of reference voltage to \\ AD converter \\ \hline 1 \qquad Derate \\ Control of application of reference voltage to \\ AD converter \\ \hline 1 \qquad Derate \\ Control of application of reference voltage to \\ AD converter \\ \hline 1 \qquad Derate \\ \hline 1 \qquad De$ | | | | | | | 1010 | | A N 14 | \rightarrow | | $\rightarrow AN9$ | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | | | | 1010 | | ANT | 0 | ANU | \rightarrow AN1 \rightarrow | $ANZ \rightarrow AN3$ |
| 1011 1011 $AN11$ $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ $\rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7$ $\rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11$ $1100 \sim 1111$ $Please do not set up.$ $IDLE2 control$ $0 Stop$ $1 Operate$ $Control of application of reference voltage to AD converter$ | | | | | | | | | | \rightarrow | | $\rightarrow \text{CMA} \rightarrow \rightarrow$ | AND \rightarrow AN7 |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | | | | 1011 | | Δ NI 1 | 1 | | $\rightarrow AN9 \rightarrow$ | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | 1011 | | | ' | | $\rightarrow ANT \rightarrow$ | $AN6 \rightarrow AN7$ |
| 1100~1111 Please do not set up. IDLE2 control 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 1 0 | | | | | | | | | | | AN8 | $3 \rightarrow AN9 \rightarrow$ | $AN10 \rightarrow AN11$ |
| IDLE2 control 0 Stop 1 Operate Control of application of reference voltage to AD converter | | | | | | 1 | 100~1111 | | | | Please | e do not set | |
| IDLE2 control 0 Stop 1 Operate Control of application of reference voltage to AD converter | | | | | | | 100 1111 | | | | 10050 | | up. |
| IDLE2 control 0 Stop 1 Operate Control of application of reference voltage to AD converter | | | | | | | | | | | | | |
| IDLE2 control 0 Stop 1 Operate Control of application of reference voltage to AD converter | | | | | | | | | | | | | |
| 0 Stop 1 Operate Control of application of reference voltage to AD converter | | | | | | | | 1 | IDLE2 | control | | | |
| 1 Operate Control of application of reference voltage to AD converter | | | | | | | | -→[| 0 Sto | 00 | | | |
| Control of application of reference voltage to AD converter | | | | | 1 Operate | | | | | | | | |
| AD converter | | | | | | | | <u>ب</u> | Control | of appli | icatio | n of referer | nce voltage to |
| | | | | | | | | | AD con | verter | | | vonago io |
| | | | L | | | | | → Ľ | | F | | | |
| | | | | | | | | | | I | | | |

AD Mode Control Register 1

Note: As pin AN11 also functions as the $\overline{\text{ADTRG}}$ input pin, do not set ADMOD1<ADCH3:0> ="1011" when using $\overline{\text{ADTRG}}$ with ADMOD2<ADTRGE> set to "1".

Figure 3.14.3 Register for AD Converter (2)

| | AD Mode Control Register 2 | | | | | | | | | | | |
|-------------------|----------------------------|---|---|---|-----------------|------|---|---|--|--|--|--|
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| ADMOD2 (12BAH) | Bit symbol | - | - | - | - | - | - | - | ADTRGE | | | |
| | Read/Write | | | | | | | | R/W | | | |
| | After reset | | 0 | | | | | | | | | |
| | Function | | | А | II ways write ' | '0". | | | AD conversion trigger start control 0: Disable 1. Enable | | | |
| | | | | | | | | | | | | |

AD conversion start control by external trigger (ADTRG input)

| 0 | Disabled |
|---|----------|
| 1 | Enabled |

Figure 3.14.4 Register for AD Converter (3)



0.

Figure 3.144.5 Register for AD Converter (4)

| AD conversion result | / | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------------------------------|-------------|-----------|-------|-------|-------|-------|-------|-------|-------|
| register High | bit Symbol | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
| ADREG0H | Read/Write | | | | F | २ | | | |
| (12A1H) | After reset | | | | Unde | fined | | | |
| , , , , , , , , , , , , , , , , , , , | bit Symbol | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
| ADREG1H | Read/Write | | | | F | २ | | | |
| (12A3H) | After reset | Undefined | | | | | | | |
| | bit Symbol | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
| ADREG2H | Read/Write | R | | | | | | | |
| (12A5H) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
| ADREG3H | Read/Write | | | | F | 2 | | | |
| (12A7H) | After reset | | | | Unde | fined | | | |
| , , , , , , , , , , , , , , , , , , , | bit Symbol | ADR49 | ADR48 | ADR47 | ADR46 | ADR45 | ADR44 | ADR43 | ADR42 |
| ADREG4H | Read/Write | | | | F | २ | | | |
| (12A9H) | After reset | | | | Unde | fined | | | |
| , , , , , , , , , , , , , , , , , , , | bit Symbol | ADR59 | ADR58 | ADR57 | ADR56 | ADR55 | ADR54 | ADR53 | ADR52 |
| ADREG5H | Read/Write | | | | F | 2 | | | |
| (12ABH) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADR69 | ADR68 | ADR67 | ADR66 | ADR65 | ADR64 | ADR63 | ADR62 |
| ADREG6H | Read/Write | | | | F | ۲ | | | |
| (12ADH) | After reset | Undefined | | | | | | | |
| | bit Symbol | ADR79 | ADR78 | ADR77 | ADR76 | ADR75 | ADR74 | ADR73 | ADR72 |
| ADREG7H | Read/Write | | | | F | २ | | | |
| (12AFH) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADR89 | ADR88 | ADR87 | ADR86 | ADR85 | ADR84 | ADR83 | ADR82 |
| ADREG8H | Read/Write | | | | F | 2 | | | |
| (12B1H) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADR99 | ADR98 | ADR97 | ADR96 | ADR95 | ADR94 | ADR93 | ADR92 |
| ADREG9H | Read/Write | | | | F | २ | | | |
| (12B3H) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADRA9 | ADRA8 | ADRA7 | ADRA6 | ADRA5 | ADRA4 | ADRA3 | ADRA2 |
| ADREGAH | Read/Write | | | | F | २ | | | |
| (12B5H) | After reset | | | | Unde | fined | | | |
| | bit Symbol | ADRB9 | ADRB8 | ADRB7 | ADRB6 | ADRB5 | ADRB4 | ADRB3 | ADRB2 |
| ADREGBH | Read/Write | | | | F | ۲ | | | |
| (12B7H) | After reset | Undefined | | | | | | | |
| | | | | | | | | | |
| | | | | | | • | | | |
| | | | | | , | ¥ | | | |

Stores Higher 8 bits of AD conversion result



• Bits 5 to 1 are always read as 1.

• Bit0 is the AD conversion data storage flag <ADRxRF>. When the AD conversion result is stored, the flag is set to 1. When either of the registers (ADREGxH, ADREGxL) is read, the flag is cleared to 0.

Figure 3.14.6 Register for AD Converter (5)

- 3.14.2 Description of Operation
 - (1) Analog reference voltage

A high-level analog reference voltage is applied to the AVCC pin; a low-level analog reference voltage is applied to the AVSS pin. To perform AD conversion, the reference voltage, the difference between AVCC and AVSS, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between AVCC and AVSS, program a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3 μ s until the internal reference voltage stabilizes (This is not related to f_c), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMOD0<SCAN> = "0") Setting ADMOD1<ADCH3:0> selects one of the input pins AN0 to AN11 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1) Setting ADMOD1<ADCH3:0> selects one of the 12 scan modes.

Table 3.14.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is cleared to "0" and ADMOD1<ADCH3:0> is initialized to "0000". Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

| | ţ. | |
|----------------------------|--------------------------------------|---|
| <adch3 0="" to=""></adch3> | Channel fixed <scan> = "0"</scan> | Channel scan <scan> = "1"</scan> |
| 0000 | AN0 | ANO |
| 0001 | AN1 | $AN0 \rightarrow AN1$ |
| 0010 | AN2 | $AN0 \rightarrow AN1 \rightarrow AN2$ |
| 0011 | AN3 | $AN0 \to AN1 \to AN2 \to AN3$ |
| 0100 | AN4 | $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ |
| | | \rightarrow AN4 |
| 0101 | AN5 | $AN0 \to AN1 \to AN2 \to AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 |
| 0110 | AN6 | $AN0 \to AN1 \to AN2 \to AN3$ |
| | | $\rightarrow AN4 \rightarrow AN5 \rightarrow AN6$ |
| 0111 | AN7 | $AN0 \to AN1 \to AN2 \to AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 |
| 1000 | AN8 | $AN0 \to AN1 \to AN2 \to AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 |
| | | \rightarrow AN8 |
| 1001 | AN9 | $ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 |
| | | \rightarrow AN8 \rightarrow AN9 |
| 1010 | AN10 | $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 |
| | | \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 |
| 1011 | AN11 | $ANO \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ |
| | | \rightarrow AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7 |
| | | \rightarrow AN8 \rightarrow AN9 \rightarrow AN10 \rightarrow AN11 |

Table 3.14.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, program "1" to ADMOD0<ADS> in AD mode control register 0, or ADMOD2<ADTRGE> in AD mode control register 1 and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to "1", indicating that AD conversion is in progress.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMOD0<EOCF> flag is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "01" selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMOD0<EOCF> is set to "1", ADMOD0<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

c. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Clearing $\langle ITM0 \rangle$ to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMOD0<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMOD0<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (e.g., in cases c and d), program a "0" to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to "0".

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.14.2 shows the relationship between the AD conversion modes and interrupt requests.

| Mode | Interrupt Request | ADMOD0 | | | | |
|---|--|---------------|-------------------|---------------|--|--|
| modo | Generation | <itm0></itm0> | <repeat></repeat> | <scan></scan> | | |
| Channel fixed single conversion mode | After completion of conversion | х | 0 | 0 | | |
| Channel scan single conversion mode | After completion of scan conversion | х | 0 | 1 | | |
| Channel fixed repeat | Every conversion | 0 | 1 | 0 | | |
| conversion mode | Every forth conversion | 1 | I | 0 | | |
| Channel scan repeat conversion mode | nel scan repeat version mode After completion of every scan conversion | | 1 | 1 | | |

Table 3.14.2 Relationship between the AD Conversion Modes and Interrupt Requests AD

X: Don't care

(5) AD conversion time

99 states (4.95 μs at $f_{\rm sys}$ = 20 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREGBH/L) store the results of AD conversion. (ADREG0H/L to ADREGBH/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0 to AN11 conversion results are stored in ADREG0H/L to ADREGBH/L respectively.

Table 3.14.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.14.3 Correspondence between Analog Input Channel and AD Conversion Result Register

| Analog Input | AD Conversion | Result Register | | |
|------------------------------|---|--|--|--|
| Channel (Port G / Port L) | Conversion Modes Other than at Right | Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0>= "1")</itm0> | | |
| AN0 | ADREG0H/L | | | |
| AN1 | ADREG1H/L | | | |
| AN2 | ADREG2H/L | | | |
| AN3 | ADREG3H/L | | | |
| AN4 | ADREG4H/L | | | |
| AN5 | ADREG5H/L | | | |
| AN6 | ADREG6H/L | | | |
| AN7 | ADREG7H/L | ADREG1H/L | | |
| AN8 | ADREG8H/L | ↓ | | |
| AN9 | ADREG9H/L | ADREG2H/L | | |
| AN10 | ADREGAH/L | ↓ | | |
| AN11 | ADREGBH/L | ADREG3H/L — | | |

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGxH or ADREGxL) is read, the flag is cleared to "0".

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "0".

Example:

1. Convert the analog input voltage on the AN3 pin and write the result, to memory address 2800H using the AD interrupt (INTAD) processing routine.

| Setting of main routine | | |
|--------------------------------|---------|---|
| 7 6 5 4 | 3 2 1 0 | |
| $INTEPAD \leftarrow X$ | X 1 0 0 | Enable INTAD and set it to interrupt level 4. |
| ADMOD1 ← 1 1 0 0 | 0 0 1 1 | Set pin AN3 to the analog input channel. |
| $ADMOD0 \leftarrow X X 0 0$ | 0 0 0 1 | Start conversion in channel fixed single conversion mode. |
| Interrupt routine processing e | xample | |
| WA ← ADREG3H/L | | Read value of ADREG3L, ADREG3H to general purpose register WA (16 bits). |
| WA >>6 | | Shift contents read into WA six times to right and zero-fill upper bits. |
| (2800H) ← WA | | Write contents of WA to memory address 2800H. |

2. Converts repeatedly the analog input voltages on the three pins AN0, AN1, and AN2, using channel scan repeat conversion mode.

| IN | TEPAD | ← | Х | _ | _ | _ | Х | 0 | 0 | 0 | Disable INTAD. |
|--------|------------|------|-----|------|----|-----|---|---|---|---|--|
| A | DMOD1 | ← | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | Set pins AN0 to AN2 to be the analog input channels. |
| A | DMOD0 | ← | Х | Х | 0 | 0 | 0 | 1 | 1 | 1 | Start conversion in channel scan repeat conversion |
| L X | : Don't ca | are, | - : | : No | ch | ang | e | | | | mode. |

3.15 Digital/Analog Converter

8-bit resolution D/A converter of 2 channels is built into and it has the following features.

- 8-bit resolution D/A converter with two internal channels.
- A full range Buffer AMP is built in each channel.
- The standby can be set to each channel by the control register.

3.15.1 Operation

Control register 0 DACnCNT0<OPn><REFONn> is set to "11". Output CODE is set to output register DACnREG. And, the output voltage corresponding to CODE appears to output pin DAOUTn by doing "1" to Control register 1 DACnCNT1<VALIDn> in write. When <VALIDn> is not set, the value of the output register is not reflected in DAOUTn. Therefore, set DACnCNT1<VALIDn> after the data of eight bits is updated without fail in DACnREG when you renew CODE. When "1" is written to <VALIDn>, the data of DACnREG takes in to a DA converter as 8 bit data, and recognizes as CODE. Moreover, DACnCNT0<OPn> output DAOUTn becomes High-Z by setting it as "0". Iref is cut by setting DACnCNT0<REFONn > to "0", and current consumption can be reduced. The setting of DACnCNT0<OPn><REFONn > is needed before the HALT instruction is executed because the output voltage corresponding to CODE is output from output terminal DAOUTn after the HALT instruction is executed.

FigureFigure 3.15.1 is block diagram if the D/A converter.

Note: From DAOUTn, "1" is outputted from from immediately after setting DACnCNT0 <OPn> as "1." Then, the value set up by DACnREG is outputted from DAOUTn.



Figure 3.15.1 D/A Converter Block Diagram

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------|---|---|---|---|---|---|------------|-----------|
| DAC0CNT0 | Bit Symbol | | | | | | | REFON0 | OP0 |
| (12E3H) | Read/Write | | | | | | | R/W | R/W |
| | After reset | | | | | | | 0 | 0 |
| | Function | | | | | | | 0: Ref off | 0: Output |
| | | | | | | | | 1: Ref on | High-Z |
| | | | | | | | | | 1: Output |

Control register 0 DAC0CNT0 register

| Control registe | r 0 DAC1CN | VT0 register |
|-----------------|------------|--------------|
| | | |

| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------|---|---|---|---|---|---|------------|-----------|
| DAC1CNT0 | Bit Symbol | | / | | | / | / | REFON1 | OP1 |
| (12E7H) | Read/Write | | | | | | | R/W | R/W |
| | After reset | | | | | | | 0 | 0 |
| | Function | | | | | | | 0: Ref off | 0: Output |
| | | | | | | | | 1: Ref on | High-Z |
| | | | | | | | | | 1: Output |

| DAC0CNT1 | |
|----------|--|
| (12E1H) | |

| Control register 1 | DAC0CNT1 |
|--------------------|----------|
|--------------------|----------|

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---------------------|---------------------|---------------------|---------------------|---|---|---|------------------|
| Bit Symbol | - | - | - | - | | / | / | VALID0 |
| Read/Write | R/W | R/W | R/W | R/W | | | | W |
| After reset | 0 | 0 | 0 | 0 | | | | 0 |
| Function | Always write "0" | Always write "0" | Always write "0" | Always write "0" | | | | 0: Don't care |
| | | | | | | | | 1: Output |
| | | | | | | | | CODE |
| | | | | | | | | valid |

Output register DAC0REG

DAC0REG (12E0H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|--|--|
| Bit Symbol | DAC07 | DAC06 | DAC05 | DAC04 | DAC03 | DAC02 | DAC01 | DAC00 | | | | |
| Read/Write | | R/W | | | | | | | | | | |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| Function | | | | | | | | | | | | |

Note: Write digital data and VALID in order of DAC0REG \rightarrow DAC0CNT1.

Control register 1 DAC1CNT1

DAC1CNT1 (12E5H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|-----------|-----------|-----------|-----------|---|---|---|-----------|
| Bit Symbol | - | - | _ | _ | | / | / | VALID1 |
| Read/Write | R/W | R/W | R/W | R/W | | | | W |
| After reset | 0 | 0 | 0 | 0 | | | | 0 |
| Function | Always | Always | Always | Always | | | | 0: Don't |
| | write "0" | write "0" | write "0" | write "0" | | | | care |
| | | | | | | | | 1: Output |
| | | | | | | | | CODE |
| | | | | | | | | valid |

Output register DAC1REG

DAC1REG (12E4H)

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|-------------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|--|
| Bit Symbol | DAC17 | DAC16 | DAC15 | DAC14 | DAC13 | DAC12 | DAC11 | DAC10 | | | |
| Read/Write | R/W | | | | | | | | | | |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Function | | | | | | | | | | | |

Note: Write digital data and VALID in order of DAC1REG \rightarrow DAC1CNT1.

3.16 Watchdog Timer (Runaway detection timer)

The TMP92CM27 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction, and outputs "0" from the watchdog timer out pin \overline{WDTOUT} to notify peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

3.16.1 Configuration

Figure 3.16.1 is a block diagram of the watchdog timer (WDT).



Figure 3.16.1 Block Diagram of Watchdog Timer

The watchdog timer consists of a 22-stage binary counter which uses the clock fSYS as the input clock. The binary counter can output 2¹⁵/fSYS, 2¹⁷/fSYS, 2¹⁹/fSYS, and 2²¹/fSYS. Selecting one of the outputs using WDMOD<WDTP1:0> generates a watchdog timer interrupt and output watchdog timer out when an overflow generate as shown in Figure 3.16.2.

Since the watchdog timer out pin ($\overline{\text{WDTOUT}}$) outputs "0" when there is a watchdog timer overflow, the peripheral devices can be reset. Clearing the watchdog timer (writing the clear code (4EH) to the WDCR register) sets the WDTOUT pin to "1". In normal mode, the $\overline{\text{WDTOUT}}$ pin continually outputs "0" until the clear code is written to the WDCR register.





The runaway detection result can also be connected to the reset pin internally. In this case, the reset time will be between 22 to 29 system clocks (2.2 to 2.9 μ s at fSYS = 20 MHz) as shown in Figure 3.16.3.



Figure 3.16.3 Reset Mode

3.16.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD < WDTP1:0 > = "00".

The detection time of the watch dog timer is shown in Figure 3.16.4.

2. Watchdog timer enable/disable control register <WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to clear this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to "0" at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

 WDMOD
 ←
 0
 Clear WDMOD<WDTE> to "0".

 WDCR
 ←
 1
 0
 0
 1
 Write the disable code (B1H).

• Enable control

Set WDMOD<WDTE> to "1".

• Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).





| | \backslash | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|---------------------------------------|--------------|--|---|---|---|-------------|-----------------|----|---|--|--|--|
| WDCR | Bit symbol | | | | - | _ | | | | | | |
| (1301H) | Read/Write | W | | | | | | | | | | |
| Read-modify- | After reset | | | | | _ | | | | | | |
| write instruction is prohibited | Function | B1H: WDT disable code 4EH: WDT clear code | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | • WDT disab | le/clear contro | bl | | | | |
| | | | | | | B1H | Disable code | | | | | |



4EH

Others

Clear code Don't care

3.16.3 Operation

After the detection time set by the WDMOD<WDTP1:0> register is reached, the watchdog timer generates interrupt INTWD and outputs a low signal to the watchdog timer out pin $\overline{\text{WDTOUT}}$. The binary counter for the watchdog timer must be cleared to 0 by software (Instruction) before INTWD is generated. If the CPU malfunctions (Runaway) due to causes such as noise and does not execute an instruction to clear the binary counter, the binary counter overflows and generates INTWD.

The CPU interprets INTWD as a malfunction detection signal, which can be used to start the malfunction recovery program to return the system to normal. A CPU malfunction can also be fixed by connecting the watchdog timer output to a reset pin for peripheral devices.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP modes. The watchdog counter continues counting during bus release ($\overline{BUSAK} = Low$).

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

Example: 1. Clear the binary counter. WDCR $\leftarrow 0 \ 1 \ 0 \ 0$

 \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).

2. Set the watchdog timer detection time to $2^{17}/f_{SYS}$.

| | WDMOD | ← 1 | 0 | 1 | Х | 0 | _ | _ | _ | |
|--|-------|-----|---|---|---|---|---|---|---|--|
|--|-------|-----|---|---|---|---|---|---|---|--|

3. Disable the watchdog timer.

| WDMOD | $\leftarrow 0 X 0$ | Clear <wdte> bit to 0.</wdte> |
|-------|------------------------------|-------------------------------|
| WDCR | \leftarrow 1 0 1 1 0 0 0 1 | Write the disable code (B1H). |

3.17 External bus release function

TMP92CM27 have external bus release function that can connect bus master to external. Bus release request ($\overline{\text{BUSRQ}}$), bus release answer ($\overline{\text{BUSAK}}$) pin is assigned to Port 86 and 87. And, it become effective by setting to P8CR and P8FC.

Figure 3.17.1 shows operation timing. Time that from $\overline{\text{BUSRQ}}$ pin inputted "0" until busis released ($\overline{\text{BUSAK}}$ is set to "0") depend on instruction that CPU execute at that time.



Figure 3.17.1 Bus release function operation timing

3.17.1 Non release pin

If it received bus release request, CPU release bus to external by setting BUSAK pin to "0" without start next bus. In this case, pin that is released have 4 types (A, B, C and D). Eve operation that set to high impedance (HZ) is different in 4 types.(Note) Table 3.17.1 shows support pin for 4 types. Any pin become non release pin only case of setting to that function by setting port. Therefore, if pin set to output port and so on, it is not set non relase pin, and it hold previous condition.

| Туре | Eve operation that set to HZ | Support function (Pin name) |
|------|---------------------------------|---|
| A | Drive "1" | A23 to A16(P67 to P60), A15 to A8, A7 to A0, <u>CS0</u> (P80), <u>CS1</u> (P81), <u>CS2</u> (P82), <u>CS3</u> (P83), <u>SDCS</u> (P83), <u>CS4</u> (P84), <u>CS5</u> (P85), <u>SDWE</u> (P90), <u>SDRAS</u> (P91), <u>SDCAS</u> (P92), <u>SDLLDQM(P93)</u> , <u>SDLUDQM(P94)</u> , <u>SDCLK(P96)</u> |
| В | Drive "1" | RD, WRLL (P71), WRLU (P72), R/W (P73), SRWR (P74), SRLLB (P75), SRLUB (P76) |
| С | Drive "0" | SDCKE(P95) |
| D | None operation | D15 to D8(P17 to P10), D7 to D0 |

| Table 3.17.1 | Non release pin |
|--------------|-----------------|
|--------------|-----------------|

Note) Although the output buffer of $\overline{\text{RD}}$, $\overline{\text{WRLL}}$ (P71), $\overline{\text{WRLU}}$ (P72), $\overline{\text{R/w}}$ (P73), $\overline{\text{SRWR}}$ (P74), $\overline{\text{SRLLB}}$ (P75) and $\overline{\text{SRLUB}}$ (P76) is turned off at the time of bus release, a pull-up will be turned on and it will not become high impedance (HZ).

3.17.2 Connection example

Figure 3.17.2 show connection example.



Figure 3.17.2 Connection example

3.17.3 Note

If use bus release function, be careful following notes.

1) Prohibit using this function together SDRAM controller

Prohibitalso SDRAMC basically, but if external bus master use SDRAM, set SDRAM to SR (self refresh) condition before bus release request. And, when finish bus release, release SR condition. In this case, confirm each condition by handshake of general purpose port.

2) Support standby mode

The condition that can receive this function is only CPU operationg condition and during IDLE2 mode. During IDLE1 and STOP condition don't receive. (Bus release function is ignored).

3) Internal resource access disable

External bus master cannnot access to internal memory and internal I/O of TMP92CM27. Internal I/O operation during bus releasing.

4) Internal I/O operation during bus releasing

Internal I/O continue operation during bus releasing, please be careful. And, if set the watchdog timer, set runaway time by consider bus release time.

4. Electrical Characteristics

4.1 Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|------------------------------|---------|-----------------|------|
| Power Supply Voltage | VCC | -0.5 to 4.0 | V |
| Input Voltage | VIN | -0.5 to VCC+0.5 | V |
| Output Current (1 pin) | IOL | 2 | mA |
| Output Current (1 pin) | IOH | -2 | mA |
| Output Current (total) | ΣΙΟΓ | 80 | mA |
| Output Current (total) | Σιοη | -80 | mA |
| Power Dissipation (Ta=85°C) | PD | 600 | mW |
| Soldering Temperature (10 s) | TSOLDER | 260 | °C |
| Storage Temperature | TSTG | -65 to 150 | °C |
| Operation Temperature | TOPR | -40 to 85 | °C |

Note: The maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no maximum rating value will ever be exceeded.

Point of note about solderability of lead free products (attach "G" to package name)

| Test | Test condition | Note |
|---------------|--|----------------------------------|
| parameter | | |
| Solderability | Use of Sn-63Pb solder Bath | Pass: |
| | Solder bath temperature = 230°C, Dipping time = 5 seconds | solderability rate until forming |
| | The number of times = one, Use of R-type flux | ≥ 95% |
| | Use of Sn-3.0Ag-0.5Cu solder bath | |
| | Solder bath temperature = 245°C, Dipping time = 5 seconds | |
| | The number of times = one, Use of R-type flux (use of lead free) | |

4. 2 **DC Electrical Characteristics**

VCC = 3.3 ± 0.3 V / X1 = 4 to 40MHz / Ta = -40 to 85° C

| Symbol | Parameter | Min | Тур | Max | Unit | Condition | |
|--------|--|---------------|-----|------------------|------|--|--|
| VCC | Power Supply Voltage (DVCC=AVCC=DAVCC) (DVSS=AVSS=DAVSS=0V) | 3.0 | | 3.6 | v | X1 = 6 to 10MHz (Note 1) X1 = 4 to 40MHz (Note 2) | |
| VILO | Input Low Voltage for D0 to D7 P10 to P17(D8 to D15) | | | 0.6 | | | |
| VIL1 | Input Low Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4 | | | 0.3 × VCC | | | |
| VIL2 | Input Low Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, MMI, RESET | -0.3 | | 0.25 × VCC | V | | |
| VIL3 | Input Low Voltage for AM0 to AM1 | | | | 0.3 | | |
| VIL4 | Input Low Voltage for X1 | | | $0.2 \times VCC$ | | | |
| VIH0 | Input High Voltage for D0 to D7 P10 to P17(D8 to D15) | 2.0 | | | | | |
| VIH1 | Input High Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4 | 0.7 × VCC | | | | | |
| VIH2 | Input High Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, MMI, RESET | 0.75 × VCC | | VCC + 0.3 | v | | |
| VIH3 | Input High Voltage for AM0 to AM1 | VCC - 0.3 | | | | | |
| VIH4 | Input High Voltage for X1 | 0.8 	imes VCC | | | | | |

Note 1) At the time of PLL use. Note 2) At the time of PLL un-use.

| Symbol | Parameter | Min | Тур | Max | Unit | Condition |
|--------|---|-----|------|------|-------|-----------------------------------|
| VOL | Output Low Voltage | | | 0.45 | | IOL = 1.6mA |
| VOL2 | Output Low Voltage for PC0 to PC1, PC3 to PC4 | | | 0.45 | v | IOL = 3.0mA |
| VOH | Output High Voltage | 2.4 | | | | IOH = -400 μ A |
| ILI | Input Leakage Current | | 0.02 | ±5 | μA | $0.0 \le Vin \le VCC$ |
| ILO | Output Leakage Current | | 0.05 | ±10 | μA | $0.2 \le Vin \le VCC - 0.2V$ |
| VSTOP | Power Down Voltage at STOP (for initernal RAM back-up) | 1.8 | | 3.6 | v | VIL2 = 0.2*VCC, VIH2 = 0.8*VCC |
| RRST | Pull Up Resister for RESET | 00 | | 500 | ĸO | |
| RKH | Programmable Pull Up Resister for P70 to P72, P74 to P76 | 80 | | 500 | 17.32 | |
| CIO | Pin Capacitance | | | 10 | pF | fc=1MHz |
| VTH | Schmitt Width for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, NMI, RESET | 0.4 | 1.0 | | V | |
| VTH2 | Schmitt Width for PC0 to PC1, PC3 to PC4 | 0.2 | | | v | |
| | NORMAL (Note 2) | | 50.0 | 60.0 | | |
| | IDLE2 | | 25.0 | 31.5 | mA | VCC=3.6V, fc=40MHz(fsys=20MHz) |
| | IDLE1 | | 7.5 | 11.5 | | |
| | STOP | | 0.2 | 50 | μA | VCC=3.6V |

Note 1: Typical values are for when $Ta = 25^{\circ}C$, Vcc = 3.3 V unless otherwise noted.

Note 2: ICC NORMAL measurement conditions:

All functions are operational; output pins except bus pin are open, and input pins are fixed. Bus pin CL=30pF.

4.3 AC Characteristics

4.3.1 Basic Bus Cycle

Read cycle

| | VCC = $3.3 \pm 0.3V$ / fc = 4 to 40MHz / Ta = -40 to 85° C | | | | | | | | | |
|-----|--|------------------|----------|---------|------------|--------------|------|--|--|--|
| NIE | Descenter | Oursels al | Variable | | fc=40MHz | fc=27MHz | 1.1 | | | |
| NO. | Parameter | Symbol | Min | Max | fsys=20MHz | fsys=13.5MHz | Unit | | | |
| 1 | OSC period (X1/X2) | t _{osc} | 25 | 250 | 25 | 37.0 | | | | |
| 2 | System Clock period (=T) | t _{CYC} | 50 | 500 | 50 | 74.0 | | | | |
| 3 | SDCLK Low Width | t _{CL} | 0.5T–15 | | 10 | 22 | | | | |
| 4 | SDCLK High Width | t _{сн} | 0.5T–15 | | 10 | 22 | | | | |
| 5-1 | A0 to A23 Valid \rightarrow D0 to D15 Input at 0WAIT | t _{AD} | | 2.0T-50 | 50 | | | | | |
| 5-2 | A0 to A23 Valid \rightarrow D0 to D15 Input at 1WAIT | t _{AD3} | | 3.0T–50 | 100 | | | | | |
| 6-1 | $\overline{\mathrm{RD}}$ Fall \rightarrow D0 to D15 Input at 0WAIT | t _{RD} | | 1.5T–45 | 30 | 66 | | | | |
| 6-2 | $\overrightarrow{\mathrm{RD}}$ Fall \rightarrow D0 to D15 Input at 1WAIT | t _{RD3} | | 2.5T-45 | 80 | 140 | ns | | | |
| 7-1 | $\overline{\mathrm{RD}}$ Low Width at 0WAIT | t _{RR} | 1.5T–20 | | 55 | 91 | | | | |
| 7-2 | $\overline{\mathrm{RD}}$ Low Width at 1WAIT | t _{RR3} | 2.5T–20 | | 105 | 165 | | | | |
| 8 | A0 to A23 Valid $\rightarrow \overline{\mathrm{RD}}$ Fall | t _{AR} | 0.5T–20 | | 5 | 17 | | | | |
| 9 | $\overline{\mathrm{RD}}$ Fall \rightarrow SDCLK Rise | t _{RK} | 0.5T–20 | | 5 | 17 | | | | |
| 10 | A0 to A23 Valid \rightarrow D0 to D15 Hold | t _{HA} | 0 | | 0 | 0 | | | | |
| 11 | $\overline{\mathrm{RD}}$ Rise \rightarrow D0 to D15 Hold | t _{HR} | 0 | | 0 | 0 | | | | |
| 12 | WAIT Set-up Time | t _{тк} | 20 | | 20 | 20 | | | | |
| 13 | WAIT Hold Time | t _{KT} | 5 | | 5 | 5 | | | | |
| 14 | Data Byte Control Access Time for SRAM | t _{SBA} | | 1.5T-45 | 40 | 66 | | | | |
| 15 | RD High Width | t _{RRH} | 0.5T-15 | | 10 | 22 | | | | |

Write cycle

| - | | • | | | | | |
|------|--|------------------|----------|-----|------------|--------------|-------|
| No | Parameter | Symbol | Varia | ble | fc=40MHz | fc=27MHz | Linit |
| INO. | Farameter | Symbol | Min | Max | fsys=20MHz | fsys=13.5MHz | Unit |
| 16-1 | D0 to D15 Valid $\rightarrow \overline{\text{WRxx}}$ Rise at 0WAIT | t _{DW} | 1.25T–35 | | 27.5 | 57.5 | |
| 16-2 | D0 to D15 Valid $\rightarrow \overline{\mathrm{WRxx}}$ Rise at 1WAIT | t _{DW3} | 2.25T-35 | | 77.5 | 131.5 | |
| 17-1 | $\overline{\mathrm{WRxx}}$ Low Width at 0WAIT | tww | 1.25T-30 | | 32.5 | 62.5 | |
| 17-2 | $\overline{\mathrm{WRxx}}$ Low Width at 1WAIT | t _{ww3} | 2.25T-30 | | 82.5 | 136.5 | |
| 18 | A0 to A23 Valid $\rightarrow \overline{\mathrm{WR}}$ Fall | t _{AW} | 0.5T–20 | | 5 | 17 | |
| 19 | $\overline{\mathrm{WRxx}}$ Fall \rightarrow SDCLK Rise | t _{wк} | 0.5T–20 | | 5 | 17 | |
| 20 | $\overline{\mathrm{WRxx}}$ Rise \rightarrow A0 to A23 Hold | t _{WA} | 0.25T–5 | | 7.5 | 13.5 | ns |
| 21 | $\overline{\mathrm{WRxx}}$ Rise \rightarrow D0 to D15 Hold | t _{WD} | 0.25T–5 | | 7.5 | 13.5 | |
| 22 | $\overline{\mathrm{RD}}$ Rise \rightarrow D0 to D15 Output | t _{RDO} | 0.5T–5 | | 20 | | |
| 23 | Write Pulse Width for SRAM | t _{SWP} | 1.25T-30 | | 32.5 | 62.5 | |
| 24 | Data Byte Control to End of Write for SRAM | t _{SBW} | 1.25T-30 | | 32.5 | 62.5 | |
| 25 | Address Setup Time for SRAM | t _{SAS} | 0.5T-20 | | 5 | 17 | |
| 26 | Write Recovery Time for SRAM | t _{SWR} | 0.25T-5 | | 7.5 | 13.5 | |
| 27 | Data Setup Time for SRAM | t _{SDS} | 1.25T-35 | | 27.5 | 57.5 | |
| 28 | Data Hold Time for SRAM | t _{SDH} | 0.25T-5 | | 7.5 | 13.5 | |

AC Measuring Condition

•Output level : High = 0.7Vcc, Low = 0.3Vcc, CL = 50pF •Input level : High = 0.9Vcc, Low = 0.1Vcc

VCC = 3.3 ± 0.3 V / fc = 4 to 40MHz / Ta = -40 to 85°C

(1) Read cycle (0 wait, fc= f_{OSCH} , f_{FPH} =fc/1)



Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

(2) Write cycle (0 wait, fc= f_{OSCH} , f_{FPH} =fc/1)



Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.



(4) Write cycle (1 wait,fc=f_{OSCH},f_{FPH}=fc/1)


4.3.2 Page ROM read cycle

(1) Page ROM Read Cycle (3-2-2-2 mode)

| No | Symbol | Parameter | Vari | able | 40MHz | 27MHz | Unit |
|----|------------------|---|------|---------|-------|-------|------|
| | | | Min | Max | | | |
| 1 | t _{CYC} | System Clock Period (=T) | 50 | 166.7 | 50 | 74 | |
| 2 | t _{AD2} | A0,A1 \rightarrow D0 to D15 Input | | 2.0T-50 | 50 | 98 | |
| 3 | t _{AD3} | A2 to A23 \rightarrow D0 to D15 Input | | 3.0T–50 | 100 | 172 | ne |
| 4 | t _{RD3} | $\overline{\text{RD}}$ Fall \rightarrow D0 to D15 Input | | 2.5T-45 | 80 | 140 | 115 |
| 5 | t _{HA} | A0 to A23 Invalid \rightarrow D0 to D15 Hold | 0 | | 0 | 0 | |
| 6 | t _{HR} | $\overline{\text{RD}}$ Rise \rightarrow D0 to D15 Hold | 0 | | 0 | 0 | |

AC Measuring Condition •Output level:

•Input level:



| No | Symbol | Symbol Parameter Variable | | ble | 40MHz | 27MHz | Unit |
|----|------------------|--|----------|-------|-------|-------|------|
| | - | | Min | Max | | | |
| 1 | t _{RC} | Ref/Active to Ref/Active Command Period | 2T | | 100 | 148 | |
| 2 | t _{RAS} | Active to Precharge Command Period | 2T | 12210 | 100 | 148 | |
| 3 | t _{RCD} | Active to Read/Write Command Delay | Т | | 50 | 74 | |
| | | Time | | | | | |
| 4 | t _{RP} | Precharge to Active Command Period | Т | | 50 | 74 | |
| 5 | t _{RRD} | Active to Active Command Period | 3Т | | 150 | 222 | |
| 6 | t _{wR} | Write Recovery Time(CL*=2) | Т | | 50 | 74 | |
| 7 | t _{ск} | CLK Cycle Time(CL*=2) | Т | | 50 | 74 | |
| 8 | t _{CH} | CLK High Level Width | 0.5T-15 | | 10 | 22 | |
| 9 | t _{CL} | CLK Low Level Width | 0.5T-15 | | 10 | 22 | ns |
| 10 | t _{AC} | Access Time from CLK(CL*=2) | | T-30 | 20 | 44 | |
| 11 | t _{он} | Output Data Hold Time | 0 | | 0 | 0 | |
| 12 | t _{DS} | Data-in Set-up Time | 0.5T-10 | | 15 | 27 | |
| 13 | t _{DH} | Data-in Hold Time | T-15 | | 35 | 59 | |
| 14 | t _{AS} | Address Set-up Time | 0.75T-30 | | 7.5 | 25.5 | |
| 15 | t _{AH} | Address Hold Time | 0.25T-9 | | 3.5 | 9.5 | |
| 16 | t _{скs} | CKE Set-up Time | 0.5T-15 | | 10 | 22 | |
| 17 | t _{CMS} | Command Set-up Time | 0.5T-15 | | 10 | 22 |] |
| 18 | t _{CMH} | Command Hold Time | 0.5T-15 | | 10 | 22 |] |
| 19 | t _{RSC} | Mode Register Set Cycle Time | Т | | 50 | 74 | |

4.3.3 SDRAM Controller AC Characteristics

CL*: CAS latency.

AC measuring conditions

- Output level: High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF
- Input level: High = 0.9 Vcc, Low = 0.1 Vcc.

(1) SDRAM read timing (CPU access)



(2) SDRAM write timing (CPU access)



(3) SDRAM burst read timing (Start of burst cycle)



(4) SDRAM burst read timing (End of burst cycle)



(5) SDRAM initialize timing



(6) SDRAM refresh timing



(7) SDRAM self refresh timing



4.3.4 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

| | | Variat | ble | fc=40 | MHz | fc=27MHz | | |
|---|------------------|---------------------------|---------------------|-------|--------------|----------|------|----|
| Parameter | Symbol | | fsys=2 | OMHz | fsys=13.5MHz | | Unit | |
| | | Min | Max | Min | Max | Min | Max | |
| SCLK Cycle (Programmable) | t _{SCY} | 16X | | 0.4 | | 0.59 | | μs |
| $Output \; Data \to SCLK \; Rise/Fall$ | t _{oss} | t _{SCY} /2-4X-90 | | 10 | | 58 | | |
| SCLK Rise/Fall \rightarrow Output Data Hold | t _{OHS} | t _{SCY} /2+2X+0 | | 250 | | 370 | | |
| SCLK Rise/Fall \rightarrow Input Data Hold | t _{HSR} | 3X+10 | | 85 | | 121 | | ns |
| SCLK Rise/Fall \rightarrow Input Data Hold | t _{SRD} | | t _{SCY} -0 | | 400 | | 592 | |
| Input Data Valid \rightarrow SCLK Rise/Fall | t _{RDS} | 0 | | 0 | | 0 | | |

(2) SCLK output mode (I/O interface mode)

| | | Va | ariable | fc=40 | OMHz | fc=27MHz | | |
|---|------------------|------------------------|--------------------------|--------|-------|--------------|-----|------|
| Parameter | Symbol | ve | | fsys=2 | 20MHz | fsys=13.5MHz | | Unit |
| | | Min | Max | Min | Max | Min | Max | |
| SCLK cycle (Programmable) | t _{SCY} | 16X | 8192X | 0.4 | 204 | 0.59 | 303 | μs |
| $Output \; Data \to SCLK \; Rise/Fall$ | t _{oss} | t _{SCY} /2-40 | | 160 | | 256 | | |
| SCLK Rise/Fall \rightarrow Output Data Hold | t _{OHS} | t _{SCY} /2-40 | | 160 | | 256 | | |
| SCLK Rise/Fall \rightarrow Input Data Hold | t _{HSR} | 0 | | 0 | | 0 | | ns |
| SCLK Rise/Fall \rightarrow Input Data Valid | t _{SRD} | | t _{SCY} -1X-180 | | 195 | | 375 | |
| Input Data Valid \rightarrow SCLK Rise/Fall | t _{RDS} | 1X+180 | | 205 | | 217 | | |



4.3.5 Interrupts

| | | Vori | abla | fc=40 | MHz | fc=27 | | | |
|---|--------------------|-------|------|--------|------|--------------|-----|------|--|
| Parameter | Symbol | van | able | fsys=2 | 0MHz | fsys=13.5MHz | | Unit | |
| | | Min | Max | Min | Max | Min | Max | | |
| INTO to INTB, $\overline{\rm NMI}$ low level width | t _{intal} | 4T+40 | | 240 | | 336 | | ne | |
| INTO to INTB, $\overline{\rm NMI}$ high level width | t _{intah} | 4T+40 | | 240 | | 336 | | 115 | |

4.3.6 AD Conversion Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------|---|------|------|------|------|
| AVCC | AD Converter Power Supply Voltage | VCC | VCC | VCC | |
| AVSS | AD Converter Ground | VSS | VSS | VSS | V |
| AVIN | Analog Input Voltage | AVSS | | AVCC | |
| - | Total error | | 11.0 | 14.0 | |
| ΓŢ | (Quantize error of ±0.5LSB is included) | | ±1.0 | ±4.0 | LOD |

Note 1: 1LSB = (AVCC – AVSS)/1024 [V]

Note 2: Minimum frequency for operation

Clock frequency which is selected by clock is over than 4MHz, operation is guaranteed.

Note 3: The value for I_{CC} includes the current which flows through the AVCC pin.

4.3.7 DA Conversion Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|----------------|----------------------|---|-----------|------|-----------|------|
| DAOUT | Output voltage range | RL = 3.6 K Ω | DAVSS+0.3 | | DAVCC-0.3 | V |
| Ε _T | Total error | RL = 3.6 K Ω | | ±1.0 | ±4.0 | LSB |
| RL | Resistive load | DAVSS+0.3 \leq DAOUT \leq DAVCC-0.3 | 3.6 | | | KΩ |

Note 1: 1LSB = (DAVCC - DAVSS)/256 [V]

Note 2: The value for I_{CC} includes the current which flows through the DVCC pin.

4.3.8 Event Counter (TA0IN, TA2IN, TA4IN, TA6IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1, TB3IN0, TB3IN1)

| Parameter | Symbol | Vari | able | fc = 40 fsys = 2 | MHz 0MHz | fc = 27MHz fsys = 13.5MHz | | Unit | |
|------------------------|-------------------|--------|------|---------------------|-------------|------------------------------|-----|------|--|
| | | Min | Max | Min | Max | Min | Max | | |
| Clock period | t _{VCK} | 8X+100 | | 300 | | 396 | | ns | |
| Clock low level width | t _{VCKL} | 4X+40 | | 140 | | 188 | | ns | |
| Clock high level width | t _{VCKH} | 4X+40 | | 140 | | 188 | | ns | |

Note: Symbol x in the above table means the period of clock f_{FPH} , it's half period of the system clock f_{SYS} for CPU core. The period of f_{FPH} depends on the clock gear setting.

4.3.9 High Speed SIO Timing

| Symbol | Deremeter | Varia | able | 40 MH- | 26 MH- | 27141- | Linit |
|-------------------|--|---------|------|--------|--------|--------|-------|
| Symbol | Falameter | Min | Max | | | | Unit |
| f _{PP} | HSCLK frequency ($= 1/X$) | | 10 | 10 | 9 | 6.75 | MHz |
| tr | HSCLK rising timing | | 8 | 8 | 8 | 8 | |
| t _f | HSCLK falling time | | 8 | 8 | 8 | 8 | |
| t _{WL} | HSCLK Low pulse width | 0.5X-8 | | 42 | 47 | 66 | |
| twн | HSCLK High pulse width | 0.5X-16 | | 34 | 39 | 58 | |
| t _{ODS1} | Output data valid \rightarrow HSCLK rise | 0.5X-18 | | 32 | 37 | 56 | |
| t _{ODS2} | Output data valid → HSCLK fall | 0.5X-23 | | 27 | 32 | 51 | ns |
| t _{ODH} | HSCLK rise/fall → Output data hold | 0.5X-10 | | 40 | 45 | 64 | |
| t _{IDS} | Input data valid → HSCLK rise/fall | 0X+20 | | 20 | 20 | 20 | |
| t _{IDH} | HSCLK rise/fall → Input data hold | 0X+5 | | 5 | 5 | 5 | |

AC measuring conditions

Output level : High = 0.7 VCC, Low = 0.2 VCC, CL = 25 pF Input level : High = 0.9 VCC, Low = 0.1 VCC



4.3.10 External bus release function



| Parameter | Symbol | Vari | able | fc=40 fsys=2 | Unit | |
|------------------------|------------------|------|------|-----------------|------|----|
| | | Min | Max | Min | Max | |
| Floating BUSAK falling | t _{ABA} | 0 | 30 | 0 | 30 | ns |
| Floating BUSAK rising | t _{BAA} | 0 | 30 | 0 | 30 | ns |

- Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.
- Note 2: This line shows only that the output buffer is in the off state. It does not indicate that the signal level is fixed. Just after the bu is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

5. Special Function Register

Special function register(SFR) is control of an input-and-output port and the control register of a circumference part, and it is assigned to 8 K bytes of address area of 000000H to 001FFFH.

- (1) Input-and-Output port
- (2) Interrupt control
- (3) DMA controller
- (4) Memory controller
- (5) Clock control / PLL
- (6) SDRAM controller
- (7) 8-bit timer
- (8) 16-bit timer

- (9) Pattern Generator
- (10) High speed serial channels
- (11) UART mode / Serial channels
- (12) I²CBUS mode / Serial channels
- (13) AD converter
- (14) DA converter
- (15) Watch dog timer
- (16) Key-on wake up

Composition of a table

| Symbol | Name | Address | 7 | 6 | | 1 | 0 | |
|--------|------|---------|---|---|--------------|---|---|--|
| | | | | | 7 | | | → Symbol |
| | | | | | $/\!\!\!\!/$ | | | → Read/Write |
| | | | | | 7/ | | | → The initial value at the time of reset |
| | | | | | / | | | → Note |
| | | | | | | | | |

Note1 : "Prohibit RMW" of a table shows that it do not support read-modify-write operation for the register. Example) When only bit 0 of a P1CR register is set to "1",usually "SET 0,(0006H)", but It is necessary to write in this register to a 8-bit register by the "LD" (transfer) command for "Prohibit RMW".

The meaning of a sign

| - | |
|------------------|---|
| R/W | :Read/Write enable |
| R | :Only Read enable |
| W | :Only Write enable |
| W* | :Read Write enable (However, always read as "1") |
| Prohibit RMW | :Read-modify-write instruction is Prohibit ed (EX, ADD, ADC, BUS, SBC, INC,DEC,AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA,SRA, SLL, SRL, RLD, RRD instruction is disable). |
| Prohibit RMW* | :Read-modify-write instruction is Prohibit ed in the case of pull-up control of the port. |

| [1] Inpu | t-and-Output p | ort | | | | | | |
|---|--|-----|--|---|---|--|---|--|
| address | register name | | address | register name | address | register name | address | register name |
| 000 H H H H H H H H H H H H H H H H H H | P1 P1CR P1FC | | 0010H 1日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日日 | P6 P6CR P6FC P7 P7CR P7CR P7FC | 0020H 1H 2H 3H 5H 5H 7H 8H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H 2H | P8 P8CR P8FC P8FC2 P9 P9DR P9FC PA PAFC2 PACR PAFC | 0030H H H H H H H H H H H H H H H H H H | PC PCFC2 PCCR PDFC2 PDFC2 PDFC PDFC PFFC2 PFFC2 PFFC2 PFFC |
| address 0040H 1 원 거 된 거 된 거 된 거 된 거 된 거 된 거 된 거 된 거 된 거 | register name PJ PJFC2 PJCR PJFC | | address 0050H 1H 2H 3H 4H 5H 6H 7H 8H 9H 8H 0H 8H 0H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 8H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H | register name PK PKFC2 PKFC PL PLFC2 PLCR PLFC PM PMFC PN PNFC | | | | |

Table 5. I/O Register Map

Note) Do not access address to which Register Name is not assigned. register is not assigned to the address.

| [2] Interru | [2] Interrupt control | | | | | | [3] DMA controller | | | |
|-------------|-----------------------|--|---------|---------------|--|---------|--------------------|--|---------|---------------|
| address | register name | | address | register name | | address | register name | | address | register name |
| 00D0H | INTE01 | | 00E0H | INTETB0 | | 00F0H | INTETC01 | | 0100H | DMA0V |
| 1H | INTE23 | | 1H | | | 1H | INTETC23 | | 1H | DMA1V |
| 2H | INTE45 | | 2H | INTETB1 | | 2H | INTETC45 | | 2H | DMA2V |
| 3H | INTE67 | | 3H | | | 3H | INTETC67 | | 3H | DMA3V |
| 4H | INTETA01 | | 4H | INTEPAD | | 4H | | | 4H | DMA4V |
| 5H | INTETA23 | | 5H | INTETB2 | | 5H | SIMC | | 5H | DMA5V |
| 6H | INTE8TA45 | | 6H | INTETB3 | | 6H | IIMC0 | | 6H | DMA6V |
| 7H | INTE9TA67 | | 7H | INTETB4 | | 7H | | | 7H | DMA7V |
| 8H | INTES0 | | 8H | INTETB5 | | 8H | INTCLR | | 8H | DMAB |
| 9H | INTES1 | | 9H | INTETBOX | | 9H | | | 9H | DMAR |
| AH | INTES2 | | AH | | | AH | IIMC1 | | AH | |
| BH | INTES3 | | BH | | | BH | IIMC2 | | BH | |
| CH | INTESB0 | | CH | | | CH | BECSL | | CH | INTSEL |
| DH | INTESB1 | | DH | | | DH | BECSH | | DH | INTST |
| EH | INTEAHSC0 | | EH | | | EH | EMUCR | | EH | IIMC3 |
| FH | INTEBHSC1 | | FH | INTNMWDT | | FH | MSAREMU | | FH | IIMC4 |
| | | | | | | | | | | |
| | | | | | | | | | | |

| [4] Memory controller | | | | | [| 5] Clock c | ontrol / PLL | | |
|-----------------------|---------------|--|---------|---------------|---|------------|---------------|---------|---------------|
| address | register name | | address | register name | | address | register name | address | register name |
| 0140H | BOCSL | | 0150H | B4CSL | | 0160H | | 10E0H | SYSCR0 |
| 1H | BOCSH | | 1H | B4CSH | | 1H | | 1H | SYSCR1 |
| 2H | MAMR0 | | 2H | MAMR4 | | 2H | | 2H | SYSCR2 |
| 3H | MSAR0 | | 3H | MSAR4 | | 3H | | 3H | EMCCR0 |
| 4H | B1CSL | | 4H | B5CSL | | 4H | | 4H | EMCCR1 |
| 5H | B1CSH | | 5H | B5CSH | | 5H | | 5H | EMCCR2 |
| 6H | MAMR1 | | 6H | MAMR5 | | 6H | PMEMCR | 6H | |
| 7H | MSAR1 | | 7H | MSAR5 | | 7H | | 7H | |
| 8H | B2CSL | | 8H | BEXCSL | | 8H | | 8H | PLLCR0 |
| 9H | B2CSH | | 9H | BEXCSH | | 9H | | 9H | PLLCR1 |
| AH | MAMR2 | | AH | | | AH | | AH | |
| BH | MSAR2 | | BH | | | BH | | BH | |
| CH | B3CSL | | CH | | | CH | | CH | |
| DH | B3CSH | | DH | | | DH | | DH | |
| EH | MAMR3 | | EH | | | EH | | EH | |
| FH | MSAR3 | | FH | | | FH | | FH | |
| | | | | | | | | | |
| | | | | | | | | | |

| [6] SDRA | [6] SDRAM controller | | | mer | | |
|----------|----------------------|--|---------|---------------|---------|---------------|
| address | register name | | address | register name | address | register name |
| 0250H | SDACR1 | | 1100H | TA01RUN | 1110H | TA45RUN |
| 1H | SDACR2 | | 1H | | 1H | |
| 2H | SDRCR | | 2H | TAOREG | 2H | TA4REG |
| 3H | SDCMM | | 3H | TA1REG | 3H | TA5REG |
| 4H | | | 4H | TA01MOD | 4H | TA45MOD |
| 5H | | | 5H | TA1FFCR | 5H | TA5FFCR |
| 6H | | | 6H | | 6H | |
| 7H | | | 7H | | 7H | |
| 8H | | | 8H | TA23RUN | 8H | TA67RUN |
| 9H | | | 9H | | 9H | |
| AH | | | AH | TA2REG | AH | TA6REG |
| BH | | | BH | TA3REG | BH | TA7REG |
| CH | | | CH | TA23MOD | CH | TA67MOD |
| DH | | | DH | TA3FFCR | DH | TA7FFCR |
| EH | | | EH | | EH | |
| FH | | | FH | | FH | |
| | | | | | | |
| | | | | | | |

| [8] 16-bit | B] 16-bit timer | | | | | | | | |
|------------|-----------------|---------|---------------|--|---------|---------------|--|---------|---------------|
| address | register name | address | register name | | address | register name | | address | register name |
| 1180H | TB0RUN | 1190H | TB1RUN | | 11A0H | TB2RUN | | 11B0H | TB3RUN |
| 1H | | 1⊦ | | | 1H | | | 1H | |
| 2H | TB0MOD | 2H | TB1MOD | | 2H | TB2MOD | | 2H | TB3MOD |
| 3H | TB0FFCR | 3F | TB1FFCR | | 3H | TB2FFCR | | 3H | TB3FFCR |
| 4H | | 4H | | | 4H | | | 4H | |
| 5H | | 5H | | | 5H | | | 5H | |
| 6H | | 6H | | | 6H | | | 6H | |
| 7H | | 7H | | | 7H | | | 7H | |
| 8H | TBORGOL | 81 | TB1RG0L | | 8H | TB2RG0L | | 8H | TB3RG0L |
| 9H | TB0RG0H | 9H | TB1RG0H | | 9H | TB2RG0H | | 9H | TB3RG0H |
| AH | TB0RG1L | AH | TB1RG1L | | AH | TB2RG1L | | AH | TB3RG1L |
| BH | TB0RG1H | BH | TB1RG1H | | BH | TB2RG1H | | BH | TB3RG1H |
| CH | TB0CP0L | CH | TB1CP0L | | CH | TB2CP0L | | CH | TB3CP0L |
| DH | TB0CP0H | DH | TB1CP0H | | DH | TB2CP0H | | DH | TB3CP0H |
| EH | TB0CP1L | EF | TB1CP1L | | EH | TB2CP1L | | EH | TB3CP1L |
| FH | TB0CP1H | FF | TB1CP1H | | FH | TB2CP1H | | FH | TB3CP1H |
| | | | | | | | | | |
| | | | | | | | | | |

| address | register name | address | register name |
|---------|---------------|---------|---------------|
| 11C0H | TB4RUN | 11D0H | TB5RUN |
| 1H | | 1H | |
| 2H | TB4MOD | 2H | TB5MOD |
| 3H | TB4FFCR | 3H | TB5FFCR |
| 4H | | 4H | |
| 5H | | 5H | |
| 6H | | 6H | |
| 7H | | 7H | |
| 8H | TB4RG0L | 8H | TB5RG0L |
| 9H | TB4RG0H | 9H | TB5RG0H |
| AH | TB4RG1L | AH | TB5RG1L |
| BH | TB4RG1H | BH | TB5RG1H |
| CH | TB4CP0L | CH | TB5CP0L |
| DH | TB4CP0H | DH | TB5CP0H |
| EH | TB4CP1L | EH | TB5CP1L |
| FH | TB4CP1H | FH | TB5CP1H |
| | | | |
| | | | |

[9] Pattern Generator

| register nome |
|---------------|
| registername |
| PG0REG |
| PG1REG |
| PG01CR |
| |
| PG01CR2 |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

[10] High speed serial channels

| address | register name |
|---------|---------------|---------|---------------|---------|---------------|---------|---------------|
| 0C00H | HSCOMD | 0C10H | HSC0TD | 0C20H | HSC1MD | 0C30H | HSC1TD |
| 1H | HSCOMD | 1H | HSC0TD | 1H | HSC1MD | 1H | HSC1TD |
| 2H | HSC0CT | 2H | HSC0RD | 2H | HSC1CT | 2H | HSC1RD |
| 3H | HSC0CT | 3H | HSC0RD | 3H | HSC1CT | ЗH | HSC1RD |
| 4H | HSC0ST | 4H | HSC0TS | 4H | HSC1ST | 4H | HSC1TS |
| 5H | HSC0ST | 5H | HSC0TS | 5H | HSC1ST | 5H | HSC1TS |
| 6H | HSC0CR | 6H | HSC0RS | 6H | HSC1CR | 6H | HSC1RS |
| 7H | HSC0CR | 7H | HSC0RS | 7H | HSC1CR | 7H | HSC1RS |
| 8H | HSCOIS | 8H | | 8H | HSC1IS | 8H | |
| 9H | HSCOIS | 9H | | 9H | HSC1IS | 9H | |
| AH | HSC0WE | AH | | AH | HSC1WE | AH | |
| BH | HSCOWE | BH | | BH | HSC1WE | BH | |
| CH | HSC0IE | CH | | CH | HSC1IE | CH | |
| DH | HSC0IE | DH | | DH | HSC1IE | DH | |
| EH | HSC0IR | EH | | EH | HSC1IR | EH | |
| FH | HSC0IR | FH | | FH | HSC1IR | FH | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

[11] UART/Serial channels

| address | register name | address | register name |
|---------|---------------|---------|---------------|
| 1200H | SC0BUF | 1210H | SC2BUF |
| 1H | SC0CR | 1H | SC2CR |
| 2H | SC0MOD0 | 2H | SC2MOD0 |
| ЗH | BR0CR | 3H | BR2CR |
| 4H | BR0ADD | 4H | BR2ADD |
| 5H | SC0MOD1 | 5H | SC2MOD1 |
| 6H | | 6H | |
| 7H | SIR0CR | 7H | |
| 8H | SC1BUF | 8H | SC3BUF |
| 9H | SC1CR | 9H | SC3CR |
| AH | SC1MOD0 | AH | SC3MOD0 |
| BH | BR1CR | BH | BR3CR |
| CH | BR1ADD | CH | BR3ADD |
| DH | SC1MOD1 | DH | SC3MOD1 |
| EH | | EH | |
| FH | | FH | |
| | | | |
| | | | |
| | | | |

[13] AD converter

| address | register name | address | register name |
|---------|---------------|---------|---------------|
| 12A0H | ADREG0L | 12B0H | ADREG8L |
| 1H | ADREG0H | 1H | ADREG8H |
| 2H | ADREG1L | 2H | ADREG9L |
| 3H | ADREG1H | 3H | ADREG9H |
| 4H | ADREG2L | 4H | ADREGAL |
| 5H | ADREG2H | 5H | ADREGAH |
| 6H | ADREG3L | 6H | ADREGBL |
| 7H | ADREG3H | 7H | ADREGBH |
| 8H | ADREG4L | 8H | ADMOD0 |
| 9H | ADREG4H | 9H | ADMOD1 |
| AH | ADREG5L | AH | ADMOD2 |
| BH | ADREG5H | BH | |
| CH | ADREG6L | CH | |
| DH | ADREG6H | DH | |
| EH | ADREG7L | EH | |
| FH | ADREG7H | FH | |
| | | | |
| | | | |

[12] I²CBUS/Serial channels

| address | register name |
|---------|----------------|
| 1240H | SBI0CR1 |
| 1H | SBI0DBR |
| 2H | I2C0AR |
| 3H | SBI0CR2/SBI0SR |
| 4H | SBI0BR0 |
| 5H | SBI0BR1 |
| 6H | |
| 7H | |
| 8H | SBI1CR1 |
| 9H | SBI1DBR |
| AH | I2C1AR |
| BH | SBI1CR2/SBI1SR |
| CH | SBI1BR0 |
| DH | SBI1BR1 |
| EH | |
| FH | |
| | |
| | |

[14] DA converter

| register name |
|---------------|
| DACOREG |
| DAC0CNT1 |
| |
| DAC0CNT0 |
| DAC1REG |
| DAC1CNT1 |
| |
| DAC1CNT0 |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

| [15] Watc | h Dog Timer | _ | [16] Key-c | on wake up |
|-----------|---------------|---|------------|---------------|
| address | register name | | address | register name |
| 1300H | WDMOD | | 0090H | |
| 1H | WDCR | | 1H | |
| 2H | | | 2H | |
| 3H | | | 3H | |
| 4H | | | 4H | |
| 5H | | | 5H | |
| 6H | | | 6H | |
| 7H | | | 7H | |
| 8H | | | 8H | |
| 9H | | | 9H | |
| AH | | | AH | |
| BH | | | BH | |
| CH | | | CH | |
| DH | | | DH | |
| EH | | | EH | KIEN |
| FH | | | FH | KICR |
| | | | | |
| | | | | |

(1) I/O port (1/6)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---------|---------|-----------|-----------|----------------|---------------|----------------|-----------------|-----------------|--------|
| - / | | | P17 | P16 | P15 | P14 | P13 | P12 | P11 | P10 |
| P1 | Port 1 | 0004H | | | | R/ | /W | | | |
| | | | | Data f | from externa | l port (Outpu | t latch regist | er is cleared | l to "0") | |
| | | | P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 |
| P6 | Port 6 | 0018H | • | | = | R/ | Ŵ | • | • | |
| | | | | Data f | from externa | l port (Outpu | t latch regist | er is cleared | l to "0") | |
| | | | P77 | P76 | P75 | P74 | P73 | P72 | P71 | |
| | | | | | | R/ | /W | | | |
| P7 | Port 7 | 001CH | | Dat | a from exteri | nal port (Out | put latch reg | ister is set to | o "1") | |
| | | | | F | Pull-up regist | er | | Pull-up | register | |
| | | | | | 0:OFF 1:ON | 1 | | 0:OFF | = 1:ON | |
| | | | P87 | P86 | P85 | P84 | P83 | P82 | P81 | P80 |
| 50 | 5.10 | 000011 | | | | R/ | /W | | | |
| P8 | Port 8 | 0020H | Data from | external | 1 | 1 | 1 | 0 | 1 | 1 |
| | | | port (Out | put latch | | | | | | |
| | | | | | Doc | D0.4 | Doo | Doo | D01 | Doo |
| PO | Port 9 | 0024H | | P96 | P95 | P94 | P93 | P92 | P91 | P90 |
| 13 | 10119 | 002411 | | 1 | 1 | 1 | <u> </u> | 1 | 1 | 1 |
| | | | | | | | | | | |
| PΔ | Port A | 0028H | | | PAD | FA4 | | | PAT | PAU |
| | 1 OIL A | 002011 | | | Dat | a from exter | nal port (Out | nut latch rea | istor is sot to | "1") |
| | | | | | PC5 | | | | | PC0 |
| PC | Port C | 0030H | | | F05 | 104 | <u> </u> | 1 1 02 | FOI | FCU |
| | | | | | Dat | a from exterr | nal port (Out | out latch red | ister is set to | "1") |
| | | | | \sim | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| PD | Port D | 0034H | | | 100 | | R | W | 1 DT | 100 |
| | | | | | Dat | a from exterr | nal port (Out | put latch reg | ister is set to | v "1") |
| | | | | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 |
| PF | Port F | 003CH | | | | | R/W | | 1 | |
| | | | | | Data from | external por | rt (Output lat | ch register is | s set to "1") | |
| | | | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ0 |
| PJ | Port J | 004CH | | | - | R/ | Ŵ | • | | |
| | | | | Dat | a from exteri | nal port (Out | put latch reg | ister is set to | o "1") | |
| | | | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK0 |
| PK | Port K | 0050H | | | | R/ | /W | | | |
| | | | | | | Data from e | external port | | | |
| | | | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 |
| PL | Port L | 0054H | | | | R/ | /W | | | |
| | | | | Dat | a from exteri | nal port (Out | put latch reg | ister is set to | o "1") | |
| | | | PM7 | PM6 | PM5 | PM4 | PM3 | PM2 | PM1 | PM0 |
| PM | Port M | 0058H | | | | ŀ | R | | | |
| | | | | | _ | Input o | disable | | - | - |
| | I | | | | | | PN3 | PN2 | PN1 | PN0 |
| PN | Port N | 005CH | | | | | | | R | |
| | | | | | | | | Inpu | t disable | |

I/O port (2/6)

| Port 1 control register 0006H (Prohibit RMW) P17C P16C P15C P14C P13C P12C P11C P17C P16C P15C P14C P13C P12C P11C W 0 0 0 0 0 0 0 0 P1FC Port 1 function register 0007H (Prohibit RMW) 0007H 0 | P10C 0 P1F W |
|---|-----------------------|
| P1CR Port 1 register OOOTH (Prohibit RMW) O | 0 P1F W |
| P1FC Port 1 (Prohibit RMW) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 P1F W |
| P1FC Port 1 (Prohibit RMW) | P1F W |
| P1FC Port 1 0007H | P1F W |
| Port 1 Port 1 Prohibit Port 1 Prohibit | VV |
| PTFC TUNCTION (Prohibit | • |
| | 0:Port |
| | 1:Data bus |
| | (D8 to D15) |
| Port 6 001AH Porc Posc Posc Posc Posc Posc Posc Posc Pos | FUUC |
| P6CR control (Prohibit 0 0 0 0 0 0 0 0 0 | 0 |
| 0:Input 1:Output | |
| 001BH P67F P66F P65F P64F P63F P62F P61F | P60F |
| Port 6 W | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | 1 |
| 0:Port 1:Address bus (A16 to A23) | ~ |
| 001EH P77C P76C P75C P74C P73C P72C P71C | |
| P7CR control (Prohibit W | |
| register (RMW) 0 0 0 0 0 0 0 | |
| 0:Input 1:Output | |
| 001EH P77F P76F P75F P74F P73F P72F P71F | |
| Port 7 W | |
| P/FC function (Prohibit 0 0 0 0 0 0 0 0 0 0 0 | |
| | |
| 1. WALL 1. SRUB 1. SRUB 1. SRWR 1.1/ W 1. WRLD 1. WRLL | \leftarrow |
| Port 8 0021H P37C P36C | + |
| P8CR control (Prohibit VV | |
| register RMW) U U | |
| | |
| 0022H P87F P86F P85F P84F P83F P82F P81F | P80F |
| Port 8 W | |
| PBFC control (Prohibit 0 0 0 0 0 0 0 0 0 0 | 0 |
| UPOrt UPOrt UPOrt UPOrt UPOrt UPOrt UPOrt UPOrt | 0:Port |
| 1: BUSAK 1: BUSRQ 1. <popz2 1.<popz2="" 1:="" cs1<="" cs2="" cs4="" td=""><td>T: CS0</td></popz2> | T: CS0 |
| | |
| Port 8 002511 00200 0 | |
| P8FC2 function (Prohibit 0 0 0 0 0 | |
| | |
| | |
| Port 9 0025H P96D P95D P94D P93D P92D P91D | P90D |
| P9DR drive (Prohibit | |
| register RMW) | o drivon |
| | |
| 0027H | F POF |
| P9FC function (Prohibit 0 0 0 0 0 0 | 0 |
| register RMW) 0:Port 0:Port 0:Port 0:Port 0:Port | 0:Port |
| 1:SDCLK 1:SDCKE 1:SDLUDQM 1:SDLLDQM 1:SDCAS 1:SDRAS | 1: SDWE |

I/O Port (3/6)

| PAFC2 Port A function register 2 OU2B11 (Prohibit RMW) W W W PAFC2 0 0 0 0 PAFC3 PAFC3 PAFC3 PAFC3 PACR Port A control register 002AH (Prohibit register 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA00 PACR O 0 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 PASF PA4F PA3F PA2F PA1F PA0F O 0 0 0 0 0 0 O 0 0 0 0 0 0 O 0 0 0 0 0 0 O 0 0 0 0 0 0 O 0 0 0 0 0 0 O 0 0 0 0 0 0 OU2BH OU2BH OU2BH OU2BH Input Input Input OHAF OU2BH OU2BH OU1 SCLK1 TXD1 | PAFC2 Port A function register 2 OU2SH (Prohibit RMW) W W PAFC3 Port A (Prohibit register 002AH (Prohibit RMW) 0 0 0 0 PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 0 PACR Port A function 0 0 0 0 0 0 0 0 PACR Port A function 002BH 002BH CPACP_PACP_PACP_PACP PA4 PA3 PA2 PA1 PA0 010 SCLK1/ CTS1 Reserved RXD1 SCLK0/ input Reserved RXD0 input PAFC Port A function (Prohibit 011 SCLK1/ input TXD1 Reserved RXD0 | PAFC2 Port A function register 2 OU2511 (Prohibit RMW) W W PAFC2 0 0 0 PAFC3 PAFC5 PASC PA2C PA1C PA0C PACR O02AH control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C V 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V PA5F PA4F PA3F PA2F PA1F V 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V | | 1 | 0020H | | | | PA | 4 <u>F2</u> | | | | PA1F2 | | \sim |
|--|--|---|-------|---|--|---|---|---|--|--|--|---|--|---|--|--------|
| PAFC2 function register 2 (Prohibit RMW) 0 0 0 0 PACR Port A control register 002AH (Prohibit RMW) 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) 0 <t< td=""><td>PAFC2 function register 2 (Prohibit RMW) 0 0 0 0 PARCR Port A control register 002AH (Prohibit RMW) 0</td><td>PAFC2 function register 2 (Prohibit RMW) 0 0 0 PAFC2 Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 PASF PA4F PA3F PA2F PA1F PA0F V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V</td><td>11017</td><td>Port A</td><td>002311</td><td></td><td></td><td></td><td>V</td><td>N</td><td></td><td></td><td></td><td>W</td><td></td><td></td></t<> | PAFC2 function register 2 (Prohibit RMW) 0 0 0 0 PARCR Port A control register 002AH (Prohibit RMW) 0 | PAFC2 function register 2 (Prohibit RMW) 0 0 0 PAFC2 Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 PASF PA4F PA3F PA2F PA1F PA0F V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V | 11017 | Port A | 002311 | | | | V | N | | | | W | | |
| Port A function register OO2BH (Prohibit RMW) OO2BH (Prohibit RMW) OO2BH (Prohibit RMW) PASC PA4C PA3C PA3C PA4C PA3C PA4C PAAC PA4C PAAC PAAF PAAF <td>Port A control register O02AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C PACR O02AH (Prohibit register 0</td> <td>Port A control register O02AH (Prohibit RMW) PASC PASC PA3C PA2C PA1C PA0C PACR O02AH (Prohibit RMW) 0 0 0 0 0 0 0 PASS PA4C PA3C PA2C PA1C PA0C PACR (Prohibit RMW) 0 0 0 0 0 0 PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 00 0 0 0 0 0 V 00 Input port Input port Input port Input port V 001 Output port Output port Output port Output port V 001 Output port Input port Input port Input port V 010 SCLK1/ Reserved RXD1 SCLK0/</td> <td>PAFCZ</td> <td>function</td> <td>(Prohibit RMW)</td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td></td> <td></td> <td></td> <td>0</td> <td></td> <td></td> | Port A control register O02AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C PACR O02AH (Prohibit register 0 | Port A control register O02AH (Prohibit RMW) PASC PASC PA3C PA2C PA1C PA0C PACR O02AH (Prohibit RMW) 0 0 0 0 0 0 0 PASS PA4C PA3C PA2C PA1C PA0C PACR (Prohibit RMW) 0 0 0 0 0 0 PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 00 0 0 0 0 0 V 00 Input port Input port Input port Input port V 001 Output port Output port Output port Output port V 001 Output port Input port Input port Input port V 010 SCLK1/ Reserved RXD1 SCLK0/ | PAFCZ | function | (Prohibit RMW) | | | | | 0 | | | | 0 | | |
| PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR (Prohibit register (Prohibit RMW) 0 < | Port A control register 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C PACR O 0 | PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | rogiotor 2 | | | | | <refe< td=""><td>er to</td><td></td><td></td><td>< F</td><td>Refer to</td><td></td><td></td></refe<> | er to | | | < F | Refer to | | |
| PACR Port A control register OO2BH (Prohibit RMW) OO2BC (Prohibit RMW) OO2BC (Prohibit RMW) OC | Port A control register OCUMIN (Prohibit RMW) | Port A control register Output for (Prohibit RMW) O | | | 002AH | | | PA5C | PA | 4C | PA3C | PA | 2C | PA1C | PAO | С |
| PACIX Odified register (Prohibit RMW) 0 | PACK Control register (Prohibit RMW) 0 < | PACK O | PACP | Port A | (D | | | | | | | Ŵ | | | 1 | - |
| PAFC Port A function register OO2BH OO2BH OO2BH OO2BH OO2BH OO2BH OO2BH OO1 OO1 OUID Output port Input port Inp | PAFC function (Prohibit OU2BH PAFC) PASF PA4F PA3 PA2 PA1 PA0 PAFC function (Prohibit PAFC) PA5F PA4 PA3 PA2 PA1 PA0 PAFC Function (Prohibit PAFC) PA5 PA4 PA3 PA2 PA1 PA0 PAFC Function (Prohibit PAFC) PA5 PA4 PA3 PA2 PA1 PA0 PA5F PA4F PA5 PA4 PA3 PA2 PA1 PA0 O O O O O O O O O O PA5F PA4F PA5 PA4 PA3 PA2 PA1 PA0 PA5F PA4F PA3 PA2 PA1 PA0 PA5F PA4F PA3 PA2 PA1 PA0 O O O O O O O O PA5F PA4F PA3 PA2 PA1 PA0 O O O O O O O O PA5F PA4F PA3 PA2 PA1 PA0 O O O O O O O O PA5F PA4F PA3 PA2 PA1 PA0 O O O O O O O O PA5F PA4F PA3 PA2 PA1 PA0 O O O O O O O O O O O O O O O O O O O | CODE H CODE H< | FACI | register | (Prohibit RMW) | | | 0 | (| 0 | 0 | 0 | | 0 | 0 | |
| PAFC Port A function register (Prohibit RMW) PAFC Port A function register (Prohibit RMW) PAFC PAFC Port A function register (Prohibit RMW) PAFC PAFC PAFC PAFC PAFC PAFC PAFC PAFC | PASE PA4E PA3E PA2E PA1E PA0E W 0 0 0 0 0 0 0 0 PAXE2,PAXE,PAXC> PA5 PA4 PA3 PA2 PA1 PA0 000 Input port Input port Input port Input port Input port Input port Input port 001 Output port Output port Output port Output port Output port 010 SCLK1/ CTS1 Input PAEC function (Prohibit | PASF PA4F PA3F PA2F PA1F PA0F W W W 0 | | - | | _ | < | | | | <refer< td=""><td>to PAFC</td><td>></td><td></td><td>î</td><td></td></refer<> | to PAFC | > | | î | |
| PAFC Port A function register (Prohibit RMW) | PAFC function (Prohibit | O | | | | | | PA5F | PA | 4F | PA3F | PA | 2F | PA1F | PA0 | F |
| PAFC PAFA function register (Prohibit RMW) | PAFC function (Prohibit | <td< td=""><td></td><td></td><td></td><td></td><td>1</td><td>0</td><td></td><td></td><td>0</td><td></td><td>1</td><td>0</td><td>0</td><td></td></td<> | | | | | 1 | 0 | | | 0 | | 1 | 0 | 0 | |
| PAFC Port A function register (Prohibit RMW) PAT | PATE function PAFC PAFC PAFC PAFC PAFC PAFC PAFC PAFC | <paxf2,paxf,paxc> PA5 PA4 PA3 PA2 PA1 PA0 000 Input port Output port <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>' i</td><td></td><td></td><td></td></t<></paxf2,paxf,paxc> | | | | | | | | | | | ' i | | | |
| PAFC Port A function register (Prohibit RMW) | Port A function (Prohibit OUE) | 000 Input port Output port | | | | | | <paxf2,pa< td=""><td>(F,PAxC></td><td>PA5</td><td>PA4</td><td>PA3</td><td>PA2</td><td>PA1</td><td>PA0</td><td></td></paxf2,pa<> | (F,PAxC> | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 | |
| PAFC Port A function register (Prohibit RMW) 002BH | Port A function (Prohibit OUE) | O01 Output port O | | | | | | 00 | 0 | Input port | Input port | Input port | Input port | Input port | Input port | - |
| PAFC Port A function register (Prohibit RMW) (Prohi | Port A function (Prohibit O12 CTS1 Find CTS1 Find CTS1 Find CTS1 Find CTS1 Find CTS2 F | 010 SCLK1/ Reserved RXD1 SCLK0/ Reserved RXD0 | | | | | | 00 | 1 | Output port | Output port | Output port | Output port | Output port | Output port | - |
| PAFC Port A function register (Prohibit RMW) (Prohi | PAFC function (Prohibit 012 SCI K1 TXD) Proceed | CTS1 input CTS0 input | | | | | | 01 | 0 | SCLK1/ | Reserved | RXD1 | SCLK0/ | Reserved | RXD0 | |
| PAFC function register (Prohibit RMW) (Prohibit RMW) 011 SCLK1 TXD1 Reserved SCLK0 TXD0 output output output (Open Drain Disable) (Open Drain Disable) | PAFC function (Prohibit 011 SCI K1 TVD) Propagat | Port A UU2BH | | Port A | 002BH | | | | | CTS1 | | input | CTS0 | | input | |
| register RMW) Output Open Drain Disable) Disable) Disable | | PAFC function (Prohibit) | PAFC | function | (Prohibit | | | 01 | 1 | INPUT SCLK1 | TXD1 | Reserved | INPUT SCLK0 | TXD0 | Reserved | - |
| (Open Drain Disable) (Open Drain Disable) | register RMW) output output output | UTI SULKI TAUI Reserved SULKU TAUU Reserved | | register | RMW) | | | | | output | output | | output | output | | |
| Disable) Disable) | (Open Drain (Open Drain | register RMW) output output output | | | | | | | | | (Open Drain | | | (Open Drain | | |
| 100 Deserved | Disable) Disable) Disable) | register RMW) OTT SCERT TADT Reserved SCERU TADT Reserved Output output output Output (Open Drain (Open Drain) | | | | | | 10 | 0 | | Disable) | | | Disable) | | - |
| | | register RMW) (10/indit RMW) (10/ind | | | | | | 10 | 1 | $\langle \rangle$ | Reserved | | \backslash | Reserved | | |
| 110 Reserved Reserved | 101 Reserved Reserved | register RMW) Contract Reserved Contract Contrac | | | | | | 11 | 0 | | Reserved | | | Reserved | | |
| | 101 Reserved Reserved 110 Reserved Reserved | register RMW) (100.000 RMW) (100.000 RMW) (100 | | | | | | 11 | 1 | | TXD1 | | | TXD0 | $ \rangle$ | |
| | 101 Reserved 110 Reserved 111 TXD1 | register RMW) (100,164, Reserved RMW) (100,164, Reserved | | | | | | | | | output | | | output | | |
| (Open Drain (Open Drain) | 101 Reserved 110 Reserved 111 TXD1 output output | register RMW) Control (Control Reserved RMW) Control (Copen Drain Disable) CLRU (Copen Drain Disable) | | | | | | | | | (Open Drain | | | (Open Drain | | 、 、 |
| | 101 Reserved 110 Reserved 111 TXD1 0utput Output (Open Drain) Frable) | register (Contract RMW) (Contract RMW) (Contract RMW) (Contract RMW) (Contract Contract RMW) (Contract Contrec Contract Contract Contract | | | 000411 | < | | | D 0 | 450 | | \sim | | | | |
| Port C 0031H PC4F2 PC3F2 PC1F2 PC0F. | 101 Reserved 110 Reserved 110 Reserved 111 TXD1 output Output (Open Drain Enable) | register RMW) Reserved RMW) Reserved Reserved 100 Reserved 100 Reserved Reserved Reserved 100 Reserved Reserved Reserved 110 Reserved Reserved 110 Reserved Reserved 111 Reserved Reser | | Port C | 0031H | | | | PC | 4F2 W | PC3F2 | | <u> </u> | PUIFZ | | -2 |
| PCFC2 function (Prohibit 0 0 0 0 | 101 Reserved 110 Reserved 110 Reserved 111 Reserved | register (100 medication of the second of | PCFC2 | function | (Prohibit | | | | | 0 | | | = | | • • | |
| | PCFC2 Port C function register 2 0031H PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 00301H 0 0 0 0 | Pregister (Nonext RMW) (Nonext RMW) (Nonext RMW) (Nonext RMW) (Nonext RMW) (Nonext Reserved | | | ((VIVV)) | | | - | . (| | 0 | | | 0 | 0 | |
| <pre></pre> | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 00 0 0 0 0 0 | Perform Port C function register 2 Output Reserved Output Reserved ScLRU IAD I output (Open Drain Disable) Reserved Reserved Reserved Reserved PCFC2 Port C function register 2 0031H (Prohibit RMW) 0 PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 PC1F2 PC0F2 PC1F2 PC0F2 PC0F2 PC1F2 PC0F2 PCFC2 Reserved function register 2 0 0 0 0 0 | | | | | | | < | Refer to F | 0 PCFC> | | | 0 <refer t<="" td=""><td>0 to PCFC></td><td></td></refer> | 0 to PCFC> | |
| Refer to PCFC> | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 W PC1F2 PC0F2 PcfC 0032H 0000 0 0 0 0 0 PcfC2 PcfC2 Pc1F2 Pc1F2 Pc0F2 Pc1F2 Pc0F2 PcfC2 PcfC2 Pc1F2 Pc0F2 Pc1F2 Pc0F2 PcfC2 Pc1F2 Pc1F2 Pc0F2 Pc0F2 PcfC2 Pc1F2 Pc0F2 Pc0F2 Pc0F2 PcfC 0 0 0 0 PcfC2 Pc5C Pc4C Pc3C Pc2C | Perform Output Output </td <td></td> <td>Port C</td> <td>0032H</td> <td></td> <td></td> <td>PC5C</td> <td>< PC</td> <td>Refer to F</td> <td>0 PCFC> PC3C</td> <td>PC</td> <td>2C</td> <td>0 <refer t<br="">PC1C</refer></td> <td>0 o PCFC> PC0</td> <td>С</td> | | Port C | 0032H | | | PC5C | < PC | Refer to F | 0 PCFC> PC3C | PC | 2C | 0 <refer t<br="">PC1C</refer> | 0 o PCFC> PC0 | С |
| Port C O032H PC5C PC4C PC3C PC2C PC1C PC0C PCCR (Prohibit 0032H 00 | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 W PC1F2 PC0F2 Port C function register 2 0031H (Prohibit RMW) 0 0 0 0 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PCCR Port C control 0032H (Prohibit PC5C PC4C PC3C PC2C PC1C PC0C | Period Period Output Output <td>PCCR</td> <td>Port C control</td> <td>0032H (Prohibit</td> <td></td> <td></td> <td>PC5C</td> <td>< PC</td> <td>Refer to F</td> <td>0 PCFC> PC3C</td> <td>PC: W</td> <td>2C</td> <td>0 <refer t<br="">PC1C</refer></td> <td>0 0 PCFC> PC0</td> <td>С</td> | PCCR | Port C control | 0032H (Prohibit | | | PC5C | < PC | Refer to F | 0 PCFC> PC3C | PC: W | 2C | 0 <refer t<br="">PC1C</refer> | 0 0 PCFC> PC0 | С |
| Port C control register 0032H PC5C PC4C PC3C PC2C PC1C PC0C Image: Non-Definition of the point of the p | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR Port C control register 0032H (Prohibit RMW) 00 | Period Pregister (Poniod < | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 | < PC | Refer to F C4C | 0 PCFC> PC3C | PC: W 0 | 2C | 0 <refer t<br="">PC1C 0</refer> | 0 o PCFC> PC0 0 | С |
| Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0032H (Prohibit RMW) 0 <td>PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C</td> <td>Period Pregister (RMW) Reserved SLCH IAD Reserved Output Output</td> <td>PCCR</td> <td>Port C control register</td> <td>0032H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0</td> <td>PC</td> <td>Refer to F</td> <td>0 PCFC> PC3C 0 <refer< td=""><td>PC: W to PCFC:</td><td>2C</td><td>0 <refer t<br="">PC1C 0</refer></td><td>0 0 PCFC> PC0 0</td><td>C</td></refer<></td> | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C PCCR POSE PC4F2 PC3C PC2C PC1C PC0C | Period Pregister (RMW) Reserved SLCH IAD Reserved Output | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 | PC | Refer to F | 0 PCFC> PC3C 0 <refer< td=""><td>PC: W to PCFC:</td><td>2C</td><td>0 <refer t<br="">PC1C 0</refer></td><td>0 0 PCFC> PC0 0</td><td>C</td></refer<> | PC: W to PCFC: | 2C | 0 <refer t<br="">PC1C 0</refer> | 0 0 PCFC> PC0 0 | C |
| Port C control register 0032H (Prohibit RMW) 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0032H (Prohibit RMW) 0 <td>PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) 0</td> <td>Period RMW) RMW) Reserved Reser</td> <td>PCCR</td> <td>Port C control register</td> <td>0032H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0 PC5F</td> <td>< PC 0</td> <td>Refer to F C4C</td> <td>0 PCFC> PC3C 0 <refer PC3F</refer </td> <td>PC: W 0 to PCFC: PC:</td> <td>2C</td> <td>0 <refer t<br="">PC1C 0 PC1F</refer></td> <td>0 0 PCFC> PC0 0 PC0</td> <td>C F</td> | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) 0 | Period RMW) RMW) Reserved Reser | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F | < PC 0 | Refer to F C4C | 0 PCFC> PC3C 0 <refer PC3F</refer | PC: W 0 to PCFC: PC: | 2C | 0 <refer t<br="">PC1C 0 PC1F</refer> | 0 0 PCFC> PC0 0 PC0 | C F |
| Port C control register 0032H (Prohibit RMW) 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0032H (Prohibit RMW) 0 <td>Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 0 0 0 0 0 0 0 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C2 PC3C PC2C PC1C PC0C0 PCCR Port C control register 0</td> <td>Period Port C function register 0031H (Prohibit register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Prohibit register 2 0032H (Prohibit RMW) 0</td> <td>PCCR</td> <td>Port C control register</td> <td>0032H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0 PC5F 0</td> <td>PC PC</td> <td>Refer to F 24C 0 24F 0</td> <td>0 PCFC> PC3C 0 <refei PC3F 0</refei </td> <td>PC: W to PCFC: PC: W 0</td> <td>2C</td> <td>0 <refer t<br="">PC1C 0 PC1F 0</refer></td> <td>0 0 PCFC> PC0 0 PC0 0</td> <td>C F</td> | Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 0 0 0 0 0 0 0 PCFC2 Port C function register 2 0032H (Prohibit RMW) PC5C PC4C2 PC3C PC2C PC1C PC0C0 PCCR Port C control register 0 | Period Port C function register 0031H (Prohibit register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Prohibit register 2 0032H (Prohibit RMW) 0 | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 | PC PC | Refer to F 24C 0 24F 0 | 0 PCFC> PC3C 0 <refei PC3F 0</refei | PC: W to PCFC: PC: W 0 | 2C | 0 <refer t<br="">PC1C 0 PC1F 0</refer> | 0 0 PCFC> PC0 0 PC0 0 | C F |
| Port C control register 0032H (Prohibit RMW) 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 <td>Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) 0</td> <td>Period Pregister (MMO) Reserved Reserved Schul IAU Reserved Schul IAU Reserved Reserved</td> <td>PCCR</td> <td>Port C control register</td> <td>0032H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0 PC5F 0</td> <td>< PC PC</td> <td>Refer to F 24C</td> <td>0 PCFC> PC3C 0 <refei PC3F 0</refei </td> <td>PC: W to PCFC: PC: W 0</td> <td>2C</td> <td>0 <refer t<br="">PC1C 0 PC1F 0</refer></td> <td>0 0 PCFC> PC0 0 PC0 0 0</td> <td>F</td> | Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) 0 | Period Pregister (MMO) Reserved Reserved Schul IAU Reserved Schul IAU Reserved | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 | < PC PC | Refer to F 24C | 0 PCFC> PC3C 0 <refei PC3F 0</refei | PC: W to PCFC: PC: W 0 | 2C | 0 <refer t<br="">PC1C 0 PC1F 0</refer> | 0 0 PCFC> PC0 0 PC0 0 0 | F |
| Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 <td>PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F; PCSE PCCR 0032H (Prohibit register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0</td> <td>Period Period OUT SLCLN ILUT Reserved output Reserved (Open Drain Disable) Reserved (Open Drain Disable) Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Re</td> <td>PCCR</td> <td>Port C control register</td> <td>0032H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0 PC5F 0</td> <td>< PC ((((((((((((((((((</td> <td>Refer to F C4C</td> <td>0 PCFC> PC3C 0 <refei PC3F 0 PC4</refei </td> <td>PC: W to PCFC: PC: W PC3</td> <td>2C</td> <td>0 <refer 1<br="">PC1C 0 PC1F 0 PC1</refer></td> <td>0 0 PCFC> PC0 0 PC0 0 PC0</td> <td>F</td> | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F; PCSE PCCR 0032H (Prohibit register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 | Period Period OUT SLCLN ILUT Reserved output Reserved (Open Drain Disable) Reserved (Open Drain Disable) Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved TXD1 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Re | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 | < PC ((((((((((((((((((| Refer to F C4C | 0 PCFC> PC3C 0 <refei PC3F 0 PC4</refei | PC: W to PCFC: PC: W PC3 | 2C | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1</refer> | 0 0 PCFC> PC0 0 PC0 0 PC0 | F |
| PCCR O032H (Prohibit register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Prohibit RMW) 0 0 0 0 0 0 PCCR Port C function register 2 0032H (Prohibit RMW) PC5C PC4F2 PC3F2 PC1F2 PC0F2 PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1F PC0C PCCR PC1F2 PC3F PC2F PC1F PC0F W W W PC5F PC4F PC3F PC1F PC0F W W W W Image: PC3F2 PC3F PC2F PC1F PC0F W Image: PC3F PC2F PC1F PC0F Image: PC3F2 PC3F PC3F PC2F PC1F PC0F Image: PC3F PC2 PC1F PC0F Image: PC3F2 PC3F PC2F PC1F PC0F Image: PC3F2 PC1F PC0F Image: PC3F2 PC3F2 PC3F PC2 PC1 PC0F Image: PC3F2 PC1 PC0F Image: PC3F2 Image: PC3F2 PC3F2 PC3F2 PC3F2 PC3F2 < | Period register (RMW) RMW) Reserved Rese | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 ePcxF2,PC | PC | Refer to P AC | 0 PCFC> PC3C 0 <refer PC3F 0 PC4</refer | PC: W to PCFC: PC: W 0 PC3 Input port | 2C | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1 PC1 Input port</refer> | 0 0 PCFC> PC0 PC0 0 PC0 Input port | F |
| PCCR Ogstar L Num/ < | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 0031H (Prohibit register 2 0031H (Prohibit RMW) 0 | Perform Original PCLAI IAU Reserved IAU Reserved output output output output output output output Intervent Open Drain Disable) Disable) Reserved Reserved 100 Reserved Reserved Reserved Reserved 111 Intervent Reserved Reserved 111 Intervent Reserved Reserved Reserved Reserved Reserved Reserved Port C 0031H PC4F2 PC3F2 PC1F2 PC0F2 Port C 0032H PC5C PC4C PC3C PC1F2 PC0C PCCR 0032H PC5C PC4C PC3C PC1F2 PC0C PCCR 0032H PC5C PC4C PC3C PC1F2 PC0C PCCR 0032H PC5C PC4C PC3C PC1F2 PC0F2 PCCR 0032H PC5C PC4C PC3C PC1F2 PC0F2 PCCR PC3F PC3F PC3F PC3F PC4F2 PC1F2 PC0F2 PC3F PC4F PC3F PC4F2 PC1F PC0F2 PC4F | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 «PCxF2,PCx 0000 0001 | PC | Refer to P C4C | 0 PCFC> PC3C 0 <refer PC3F 0 PC4 Input port Output port</refer | PC3 PC3 Input port Output port | 2C | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1 PC1 Input port Output port</refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | F |
| PCCR Og/sci 2 Num/ Caleform | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Prohibit RMW) 0 0 0 0 0 PCCR 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PCCR 0 0 0 0 0 0 PCCR 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PCCR 0 0 0 0 0 0 0 PCCR 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC00 PC5F PC4F PC3F PC2F PC1F PC0F PC5F PC4F PC3F PC2F PC1F PC0F PC3F PC4F PC3F PC2F PC1F PC0F PC3F PC4F PC3F PC2F PC1F PC0F PC3F PC4F PC3 PC2 PC1 PC0 PC3F PC4F PC3 PC2 PC1 PC0 PC3F PC4F PC3 PC2 PC1 PC0 PC3F PC4F PC3 PC2 | Period register ('RMW) ('RMW | PCCR | Port C control register | 0032H (Prohibit RMW) | | | PC5C 0 PC5F 0 «PCxF2,PC» 000 000 000 | (PC ((((((((((((((((((| Refer to P 24C | 0 PCFC> PC3C 0 <refer PC3F 0 PC4 Input port Output port SI1 input</refer | PC3 PC3 Input port Output port SO1 output | 2C 2C 2F PC2 Input port Output port SCK0 input | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1F 0 Input port S10 input</refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | F |
| PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC00 PC0C PCCR 0 | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Prohibit RMW) 0 <td< td=""><td>Period (PRMW) (PRMW)<</td><td>PCCR</td><td>Port C control register Port C</td><td>0032H (Prohibit RMW) 0033H</td><td></td><td></td><td>РС5С 0 РС5F 0 сРСxF2,РСз 000 000 010</td><td>PC</td><td>Refer to F 24C</td><td>0 PCFC> PC3C 0 <refer PC3F 0 PC4 Input port Output port S11 input</refer </td><td>PC3 Input port Output port SO1 output (Open Drain Disable)</td><td>2C 2C 2F PC2 Input port Output port SCK0 input</td><td>0 <refer 1<br="">PC1C 0 PC1F 0 PC1 PC1 Input port Output port S10 input</refer></td><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>F F</td></td<> | Period (PRMW) (PRMW)< | PCCR | Port C control register Port C | 0032H (Prohibit RMW) 0033H | | | РС5С 0 РС5F 0 сРСxF2,РСз 000 000 010 | PC | Refer to F 24C | 0 PCFC> PC3C 0 <refer PC3F 0 PC4 Input port Output port S11 input</refer | PC3 Input port Output port SO1 output (Open Drain Disable) | 2C 2C 2F PC2 Input port Output port SCK0 input | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1 PC1 Input port Output port S10 input</refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | F F |
| PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC00 PC0C PCCR 0 | PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 function register 2 0032H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 function register 2 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0F2 PCCR 0032H (Prohibit register PC5C PC4F2 PC3F PC2F PC1F PC0F2 PCCR 0032H (Prohibit RMW) 0 | Period Period OUT SCLN IAU Reserved | PCCR | Port C control register Port C function | 0032H (Prohibit RMW) 0033H (Prohibit | | | РС5С 0 РС5F 0 сРСxF2,РСл 000 000 001 010 | <pre> </pre> | Refer to F 24C | 0 PCFC> PC3C 0 <refer PC3F 0 PC4 Input port Output port SI1 input SI1 input</refer | PC3 Input port Output port Output port SO1 output (Open Drain Disable) SDA1 I/O | 2C 2C 2F PC2 Input port Output port SCK0 input SCK0 output | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1F 0 Input port SI0 input SI0 input</refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | F |
| PCCR Port C control register 0032H PC5C PC4C PC3C PC2C PC1C PC00 PCCR 0032H 0 | PCFC2 Port C function register 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC4F2 PC1F2 PC0F2 PC0F2 Port C function register 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 0032H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC4 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1F PC0F2 PCFC8 0032H (Prohibit register PC5F PC4F2 PC3F PC2F PC1F PC0F2 PCFC8 0032H (Prohibit register PC5F PC4F PC3F PC2F PC1F PC0F2 PCFC8 PC3F PC2F PC1F PC0F W | Period Period Output (Open Drain Output (Open Drain <thopci< th=""> Output (Op</thopci<> | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 cPCxF2,PC3 0000 001 011 | (PC ((((((((((((((((((| Refer to F 24C 0 0 24F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 PCFC> PC3C 0 CRefet PC3F 0 PC4 Input port Output port SI1 input SCL1 I/O (Open Drain | PC3 PC3 Input port Output port Output port Output port Disable) SDA1 I/O (Open Drain | 2C 2C 2F PC2 Input port Output port SCK0 output SCK0 output | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1F 0 Input port Output port SI0 input sCL0 I/O (Open Drain</refer> | 0 0 0 PCFC> PC00 0 PC0 0 PC0 0 PC0 0 0 0 0 0 0 0 0 | F |
| PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 | PCFC Port C function register 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0031H (Prohibit register 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR Pott C function register 0032H (Prohibit RMW) PC5C PC4C PC3C PC1C PC1C PC0F2 PC1F2 PC1F2 PC0F2 PC1F2 PC1F2 PC1F2 PC0F2 PC1F2 | Period VRMW < | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 cPCxF2,PC3 0000 0001 0110 0110 | | Refer to F 24C | 0 PCFC> PC3C 0 CRefet PC3F 0 PC4 Input port Output port SI1 input SSL1 I/O (Open Drain Disable) Reseprot | PC: W O to PCFC: PC PC: W O to PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) | 2C 2F 2F PC2 Input port Output port SCK0 output | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1F 0 PC1 Input port Output port SI0 input sCL0 I/O (Open Drain Disable) Pageori of</refer> | 0 0 0 PCFC> PC00 0 PC0 0 PC0 0 PC0 0 PC0 0 Uput port SO0 output Disable) SDA0 I/O (Open Drain Disable) | F |
| Port C control register O032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR Port C control register 0 | PCFC2 Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0031H (Prohibit RMW) 0 | Port C register Port C (notifier egister) 0031H (Portholit Reserved register) 0031H (Portholit Reserved register) PC4F2 PC3F2 PC1F2 PC0F2 Port C function register 0031H (Portholit Reserved register) 0031H (Portholit Reserved register) 0031H (Portholit Reserved register) PC4F2 PC3F2 PC1F2 PC0F2 Port C function register 0031H (Portholit Reserved register) 0031H (Portholit Reserved register) 0031H (Portholit Reserved register) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Portholit Reserved register) 0 <td>PCCR</td> <td>Port C control register Port C function register</td> <td>0032H (Prohibit RMW) 0033H (Prohibit RMW)</td> <td></td> <td></td> <td>PC5C 0 PC5F 0 cPCxF2,PC3 000 000 001 011 011</td> <td><</td> <td>Refer to F 24C</td> <td>0 PCFC> PC3C 0 PC3C 0 PC3F 0 PC3F 0 PC4 Input port Output port SI1 input SI1 input SCL1 I/O (Open Drain Disable) Reserved Reserved</td> <td>PC3 PC3 Input port Output port Output port Output port SDA1 I/O (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved</td> <td>2C 2F 2F PC2 Input port Output port SCK0 output</td> <td>0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" output="" pc1c="" pc1f="" port="" reserved="" reserved<="" scl0="" si0="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>F</td></refer></td> | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 cPCxF2,PC3 000 000 001 011 011 | < | Refer to F 24C | 0 PCFC> PC3C 0 PC3C 0 PC3F 0 PC3F 0 PC4 Input port Output port SI1 input SI1 input SCL1 I/O (Open Drain Disable) Reserved Reserved | PC3 PC3 Input port Output port Output port Output port SDA1 I/O (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved | 2C 2F 2F PC2 Input port Output port SCK0 output | 0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" output="" pc1c="" pc1f="" port="" reserved="" reserved<="" scl0="" si0="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>F</td></refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | F |
| Port C control register 0032H PCSC PC4C PC3C PC2C PC1C PC00 W 0 < | PCFC2 Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register 2 0032H (Prohibit RMW) 0 | Period PRMWn PRMWn <t< td=""><td>PCCR</td><td>Port C control register Port C function register</td><td>0032H (Prohibit RMW) 0033H (Prohibit RMW)</td><td></td><td></td><td>PC5C 0 PC5F 0 - PC4F2,PC3 000 000 000 000 001 011 011 011 100 100</td><td>(F,PCxC-)))))))))))))))))))))))))))))))))))</td><td>Refer to F 24C</td><td>0 PCFC> PC3C 0 CRefer PC3F 0 PC4 Input port Output port SI1 input SI1 input SCL1 I/O (Open Drain Disable) Reserved Reserved Reserved</td><td>PC3 PC3 Input port Output port Output port Output port Output port Output port SD1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved Reserved S01 output S01 output</td><td>2C 2F 2F PC2 Input port Output port SCK0 output</td><td>0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" output="" pc1c="" pc1f="" port="" reserved="" reserved<="" scl0="" si0="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></refer></td></t<> | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 - PC4F2,PC3 000 000 000 000 001 011 011 011 100 100 | (F,PCxC-))))))))))))))))))))))))))))))))))) | Refer to F 24C | 0 PCFC> PC3C 0 CRefer PC3F 0 PC4 Input port Output port SI1 input SI1 input SCL1 I/O (Open Drain Disable) Reserved Reserved Reserved | PC3 PC3 Input port Output port Output port Output port Output port Output port SD1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved Reserved S01 output S01 output | 2C 2F 2F PC2 Input port Output port SCK0 output | 0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" output="" pc1c="" pc1f="" port="" reserved="" reserved<="" scl0="" si0="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| PCCR Port C control register 0032H (Prohibit RMW) PC5C PC4C PC3C PC2C PC1C PC0C PCCR 0 | Port C function register 2 0031H (Prohibit RMW) 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 Port C function register 2 0032H (Prohibit RMW) 0 | PCFC Port C function register 0032H (Prohibit RMW) 0032H (Prohibit RMW) 0032H (Prohibit RMW) PCSF PC4F2 PC3F2 PC1F2 PC0C PCFC Port C function register 0032H (Prohibit RMW) 0 | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 0 000 000 000 000 001 010 011 011 01 | (F,PCxC-))))))))))))))))))))))))))))))))))) | Refer to F 24C | 0 PCFC> PC3C 0 <refei PC3F 0 PC4 Input port 0utput port SI1 input SI1 input SSL1 I/O (Open Drain Disable) Reserved Reserved</refei | PC3 PC3 Input port Output port Output port Output port Output port SDA1 I/O (Open Drain Disable) SDA1 I/O (Open Drain SDable) Reserved Reserved SO1 output (Open Drain | 2C 2F 2F PC2 Input port Output port SCK0 output | 0 <refer 1<br="">PC1C 0 PC1F 0 PC1F 0 PC1 Input port Output port SI0 input sl0 input sl0 input cl SCL0 I/O (Open Drain Disable) Reserved Reserved Reserved</refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| Port C control register 0032H (Prohibit RWV) PC5C PC4C PC3C PC3C PC1C PC00 PCCR Port C control register (Prohibit RWV) 0 | Port C function register 2 0031H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 Port C function register 2 0031H (Prohibit RMW) Image: Component of the problem (Prohibit RMW) Image: Component of the problem (Problem of the problem of the problem of the problem (Problem of the problem of the problem of the problem (Problem | Port C register OO31H (Prohibit register) OO31H (Prohibit RMW) OO31H (Prohibit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCFC2 Port C function register OO31H (Prohibit RMW) Image: Comparison (Prohibit RMW) Image: | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 0 000 000 000 000 000 000 000 000 0 | (F,PCxC>))))) | Refer to F 24C 0 24F 0 24F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 PCFC> PC3C 0 CRefet PC3F 0 O D O D O D O D O D O D O D O D O D O D <pd <="" p=""> <pd <="" p=""> D <pd <="" p=""> <pd <="" p=""> <pd <="" p=""> <pd <="" p=""> <pd <="" p=""></pd></pd></pd></pd></pd></pd></pd> | PC3 PC3 PC3 Input port Output port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved SO1 output (Open Drain Disable) Reserved SO1 output (Open Drain Disable) | 2C 2C 2F PC2 Input port Output port SCK0 output | 0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" output="" pc1c="" pc1f="" port="" reserved="" reserved<="" scl0="" si0="" t="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| PCCR Port C control register 0032H (Prohibit RMW) PCSC PC4C PC3C PC2C PC1C PC00 W PCCR 0 0 0 0 0 0 0 0 0 PCFC Port C function register 0 0 0 0 0 0 0 0 0 PCFC Port C function register 0033H (Prohibit RMW) 0 | Port C function register 0031H (Pohlbit register 0031H (Pohlbit RMW) PC4F2 PC3F2 PC1F2 PC0F2 Port C function register 0031H (Pohlbit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Pohlbit register 0032H (Pohlbit RMW) PC4F2 PC3F2 PC1F2 PC0F2 PCCR 0032H (Pohlbit RMW) 0 0 0 0 0 PCCR Port C function register 0032H (Pohlbit RMW) PC5C PC4F2 PC3C PC1F2 PC0F2 PCCR Port C function register 0032H (Pohlbit RMW) PC5C PC4F PC3F PC2F PC1F2 PC0F PC5F PC4F PC3F PC2F PC1F PC0F 0 0 0 0 0 0 0 0 0033H (Pohlbit fregister 0033H PC4F PC3 PC2 PC1 PC0 010 SCK1 input pot SCK0 input pot | Period register rRMMy rRMMy register rRMMy | PCCR | Port C control register Port C function register | 0032H (Prohibit RMW) 0033H (Prohibit RMW) | | | PC5C 0 PC5F 0 0 000 000 000 000 000 010 010 100 10 | (F,PCxC>))))) | Refer to F 24C | 0 PCFC> PC3C 0 Refet 0 PC3F 0 PC4 Input port 0 Uput port SI1 input SI1 input SCL1 I/O (Open Drain Disable) Reserved Reserved Reserved SCL1 I/O (Open Drain Disable) SCL1 I/O (Open Drain Reserved Reserved Reserved SCL1 I/O (Open Drain Reserved SCL1 I/O (Open Drain Reserved SCL1 I/O (Open Drain SCL1 SCL1 SCL1 SCL1 SCL1 SCL1 SCL1 SCL1 | PC3 | 2C 2F PC2 Input port SCK0 output | 0 <refer (open="" 0="" 1="" disable)="" drain="" i="" input="" o="" pc1="" pc1c="" pc1f="" reserved="" scl0="" sl0="" sl0<="" td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></refer> | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
| PAFC Port A function register (Prohibit RMW) (Prohibit RMW) function register (Prohibit RMW) functi | Port A input input input Sci Ka Type Recorded | | | | 002BH | | | | | CTS1 | 110001100 | input | CTS0 | 110001100 | input | |
| PAFC Port A function register RMW) 002BH (Prohibit RMW) 011 SCLK1 TXD1 register CTS3 011 SCLK1 TXD1 register CTS0 011 SCLK1 TXD1 register CTS0 011 SCLK1 TXD1 register CTS0 register CTS | PAFC function (Prohibit 002BH (Prohibit 011 SCIK1 TVD1 Record SCIK0 TVD0 Record | | | | | | | 00 | 0 | SCLK1/ | Output port Reserved | RXD1 | Output port SCLK0/ | Reserved | RXD0 | - |
| PAFC Port A function register (Prohibit RMW) 002BH (Prohibit RMW) 001 | Port A function (Prohibit Output) (Prohibit Outp | OOT Output foil O | | | | | | 00 | 0 1 | Input port | Input port | Input port | Input port | Input port | Input port | - |
| PAFC Port A function register (Prohibit RMW) 002BH (Prohibit RMW) 00101 (Prohibit RMW) 0011 (Prohibit RMW) (Prohibit RMW) 0011 (Prohibit RMW) (Prohibit RMW) 0011 (Prohibit RMW) | Port A function (Prohibit OUE) (Proh | OUO Input port Output port | | | | | | | 0 | | | | | | | - |
| PAFC Port A function register (Prohibit RMW) 002BH (Prohibit RMW) | Port A function (Prohibit OU2BH (Prohibit OU2BH C)) (Prohibit OU2BH C) | 000 Input port 010 SCLK1/ Reserved RXD1 SCLK0/ Reserved RXD0 Input CTS1 Input CTS0 Input Input | | | | | | <paxf2,pa< td=""><td>(F,PAxC></td><td>PA5</td><td>PA4</td><td>PA3</td><td>PA2</td><td>PA1</td><td>PA0</td><td>]</td></paxf2,pa<> | (F,PAxC> | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |] |
| PAFC Port A function register (Prohibit RMW) | PAFC function (Prohibit | <paxf2,paxf,paxc> PA5 PA4 PA3 PA2 PA1 PA0 000 Input port Output port Ou</paxf2,paxf,paxc> | | | | | | 0 | (| 0 | 0 | 0 | | 0 | 0 | |
| PAFC Port A function register (Prohibit RMW) | PAFC function (Prohibit | O | | | | | | PA5F | PA | 4F | PA3F | PA: | 2F | PA1F | PA0 | F |
| PAFC Port A function register (Prohibit RMW) PAFC PAFC Port A function register (Prohibit RMW) PAFC PAFC Port A function register (Prohibit RMW) PAFC PAFF PAFF PAFF PAFF PAFF PAFF PAFF | PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 0 0 (PaxF2,PaxF,PaxC> PA5 PA4 PA3 PA2 PA1 PA0 000 Input port Input port Input port Input port Input port Input port Input port 001 Output port Output port Output port Output port Output port 010 SCLK1/ CTS0 Reserved RXD1 SCLK0/ input CTS0 Reserved RXD0 input input scl_K0 TXD0 Reserved RXD0 input Input scl_K0 TXD0 Reserved RXD0 input Input Scl_K1 TXD1 Reserved RXD0 Reserved RXD0 Input Input Scl_K1 TXD1 Reserved RXD0 Reserved RXD0 Input Input In | PA5F PA4F PA3F PA2F PA1F PA0F 0 | | register | RIMVV) | | | | | • | <refer< td=""><td>to PAFC</td><td>></td><td>Ũ</td><td>•</td><td></td></refer<> | to PAFC | > | Ũ | • | |
| PAFC Port A function register 002BH (Prohibit RMW) (Prohi | Pegister RMW) O <th< td=""><td>register RMW) O O O O O PA5F PA4F PA3F PA2F PA1F PA0F W O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O</td><td>PACR</td><td>control</td><td>(Prohibit</td><td></td><td></td><td>0</td><td></td><td>0</td><td>0</td><td><u>w</u></td><td></td><td>0</td><td>0</td><td></td></th<> | register RMW) O O O O O PA5F PA4F PA3F PA2F PA1F PA0F W O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O | PACR | control | (Prohibit | | | 0 | | 0 | 0 | <u>w</u> | | 0 | 0 | |
| PACR control register (Prohibit RMW) 0 < | PACR Control register (Prohibit RMW) 0 < | PACR Control register (Prohibit RMW) 0 < | | Port A | 002AH | | | PA5C | PA | 4C | PA3C | PA2 | 2C | PA1C | PA0 | С |
| PACR Port A control register 002AH (Prohibit RMW) 0 PASC PA4C PA3C PA2C PA1C PA0C PACR O 0 0 0 0 0 0 0 0 PACR Port A register Port A Port A Pass PA3F PA2F PA1F PA0F PASF PA4F PA3F PA2F PA1F PA0F V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V 0 0 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V <td< td=""><td>PACR Port A control register 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C (Prohibit register 0 0 0 0 0 0 0 0 PACR Paster to PASE PA3F PA2F PA1F PA0F PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 00 0 0 0 0 0 V 001 0utput port Input port Input port Input port V 001 0utput port 0utput port Output port Output port V 0010<td>PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C (Prohibit RMW) 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 0 V PA5F PA4F PA3F PA2F PA1F PA0F V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V</td><td></td><td></td><td></td><td></td><td></td><td></td><td>PAFC</td><td>C></td><td></td><td></td><td>F</td><td>PAFC></td><td></td><td></td></td></td<> | PACR Port A control register 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C (Prohibit register 0 0 0 0 0 0 0 0 PACR Paster to PASE PA3F PA2F PA1F PA0F PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 00 0 0 0 0 0 V 001 0utput port Input port Input port Input port V 001 0utput port 0utput port Output port Output port V 0010 <td>PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C (Prohibit RMW) 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 0 V PA5F PA4F PA3F PA2F PA1F PA0F V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>PAFC</td> <td>C></td> <td></td> <td></td> <td>F</td> <td>PAFC></td> <td></td> <td></td> | PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C (Prohibit RMW) 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 0 V PA5F PA4F PA3F PA2F PA1F PA0F V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V 0 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V | | | | | | | PAFC | C> | | | F | PAFC> | | |
| PACR Port A control register PAFC PAC PA4C PA3C PA4C PA3 PA2 PA1 PA0 | Port A control register O02AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR Control register 0 0 0 0 0 0 0 0 PACR PA5C PA4C PA3C PA2C PA1C PA0C V 0 0 0 0 0 0 0 V V V V V V V 0 0 0 0 0 0 V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V | PACR Port A control register PAFC> Port A (Prohibit RMW) PASC PASC PASC PASC PASC PASC PASC PASC | FAFUZ | register 2 | (Prohibit RMW) | | | | <ref< td=""><td>0 er to</td><td></td><td>_</td><td></td><td>0 Refer to</td><td></td><td></td></ref<> | 0 er to | | _ | | 0 Refer to | | |
| PARC2 Inflution register 2 (Prohibit RMW) 0 | PARC2 Iditiduit register 2 (Prohibit RMW) 0 0 0 0 PARC2 Port A control register 002AH (Prohibit RMW) 0 | PARC2 Idiculari register 2 (Pronibit RMW) (Pronibit RMW) 0 0 0 PARC3 Port A control register 002AH (Prohibit RMW) PASC PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 PACR PACR PASF PA4F PA3F PA2F PA1F PA0F W 0 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V <td></td> <td>Port A</td> <td>002011</td> <td></td> <td></td> <td></td> <td><u> </u></td> <td>N</td> <td></td> <td></td> <td></td> <td>W</td> <td></td> <td></td> | | Port A | 002011 | | | | <u> </u> | N | | | | W | | |
| PAFC2 Port A register 2 OO2AH (Prohibit RMW) W W PAFC3 Port A control register 002AH (Prohibit RMW) 0 | PAFC2 Port A function register 2 OO2AH (Prohibit RMW) W W PAFC3 Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 0 PACR Port A control register 002AH (Prohibit RMW) 0 0 0 0 0 0 0 PACR Port A control register 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V 000 Input port Input port Input port Input port V 001 Output port Output port Output port Output port V 001 SCLK1/ CTS1 Reserved RXD0 input Input V 011 SCLK1/ CTS1 <td>PAFC2 Port A function register 2 OUZBIT (Prohibit RMW) W W PAFC2 0 0 0 0 PAFC3 Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C V 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V</td> <td></td> <td></td> <td>0029H</td> <td>/</td> <td></td> <td></td> <td>PA</td> <td>4F2</td> <td></td> <td></td> <td></td> <td>PA1F2</td> <td></td> <td></td> | PAFC2 Port A function register 2 OUZBIT (Prohibit RMW) W W PAFC2 0 0 0 0 PAFC3 Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C PACR Port A control register 002AH (Prohibit RMW) PA5C PA4C PA3C PA2C PA1C PA0C V 0 0 0 0 0 0 0 0 V 0 0 0 0 0 0 0 V 0 0 0 0 0 0 V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V 0 0 0 0 0 0 V V V V V V V V V V V V V V V V V V V V V V | | | 0029H | / | | | PA | 4F2 | | | | PA1F2 | | |

I/O Port (4/6)

| Symbol | Name | Address | 7 | 6 | | 5 | | 4 | 3 | 2 | 2 | 1 | 0 | |
|---------|--------------------|-------------------|---|-----------|---------------|---|----------|------------------------|-----------------------|---------------------|------------------|---------------|------------------------|--------------|
| | | 0035H | | | / | | PD | 4F2 | / | / | / | | | / |
| PDFC2 | Port D function | (Drohihit | | | | | | N | | | | | | |
| 1 01 02 | register 2 | RMW) | | | | | < Re | 0 fer to | | | | | | |
| | | | | | | | PD | FC > | | | | | | |
| | Port D | 0036H | | | | 5C | PD | D4C | PD3C | PD | 2C | PD1C | PD | C |
| PDCR | control | (Prohibit | | | | <u>, </u> | | 0 | 0 | <u>W</u> | <u> </u> | 0 | 1 | |
| | register | RMW) | | | |) | | 0 | U CRef | ar to PDFC | <u> </u> | 0 | 0 | |
| | | | | | PD | 5F | РГ | D4F | PD3F | PD | 2F | PD1F | PD | 0F |
| | | | / | | | 0. | | | . 20. | W | | | 1 . 2 | |
| | | | | | (|) | | 0 | 0 | 0 |) | 0 | 0 | |
| | | | | | | PDxF2,PD | xF,PDxC> | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 | 7 |
| | | | | | _ | 00 | 0 | Input port | Input port | Input port | Input port | Input port | Input port | - |
| | | | | | | 00 | 1 | Output por | ort Output por | t Output port | Output port | Output port | Output port | t |
| | | | | | | 01 | 0 | SCLK2/ | Reserved | RXD2 | Reserved | Reserved | HSSI0 inpu | ıt |
| DDEC | Port D | 0037H | | | | | | CTS2 | | input | | | | |
| PDFC | register | (Prohibit RMW) | | | | 01 | 1 | SCLK2 | TXD2 | Reserved | HSCLK0 | HSSO0 | Reserved | |
| | - | | | | | | | output | output | | output | output | | |
| | | | | | | | | | (Open Dra Disable) | lin | | | | |
| | | | | | | 10 | 0 | | Reserved | | | | | |
| | | | | | | 10 | 1 | | Reserved | $\exists \setminus$ | $\left[\right]$ | $ \rangle$ | $\left \right\rangle$ | |
| | | | | | _ | 110 | 0 | $\left \right\rangle$ | Reserved | - | | | | |
| | | | | | | 11 | 1 | | TXD2 | | | | | |
| | | | | | | | | | (Open Dra | in | , , | | Ì | \backslash |
| | | 003DH | | PF6F2 | 2 | | PF | 4F2 | | PF2 | 2F2 | | PF0 | F2 |
| DEEC2 | Port F | (Deshibit | | W | | | ١ | N | | V | V | | W | / |
| 11102 | register 2 | RMW) | | CRefer to | | | < Ref | 0 er to | | < Refe |) er to | | U ∠Refe | r to |
| | | | | PFFC> | | | PFF | C > | | PFFC | > | | PFFC | > |
| | Port F | 003EH | / | PF6C | ; PF | 5C | PF | F4C | PF3C | PF | 2C | PF1C | PFC |)C |
| PFCR | control | (Prohibit | | 0 | 1 4 | <u></u> | | 0 | W | 1 | | 0 | 1 | |
| | register | RMW) | | 0 | (|) | | 0 | U Refer to PF | |) | 0 | 0 | |
| | | | | PF6F | PF | 5F | PF | -4F | PF3F | PF | 2F | PF1F | PF |)F |
| | | | | | 1 | 0. | | | W | 1 | - 1 | | | |
| | | | | 0 | (|) | | 0 | 0 | 0 |) | 0 | 0 | |
| | | | | < PF | xF2,PFxF,PFxC | > PF6 | 6 | PF5 | PF4 | PF3 | PF2 | PF1 | PF0 | |
| | | 003EH | | | 000 | Input po | ort Ing | out port | Input port | nput port In | out port li | nput port In | put port | |
| DEEC | Port F | (0.11) | | | 001 | Output | port Ou | itput port | Output port | Output port Output | utput port | Dutput port O | utput port | |
| rno | register | (Prohibit RMW) | | | 010 | TA6IN i | nput Re | served | Reserved | RXD2 input Re | eserved F | Reserved H | SSI0 input | |
| | _ | | | | 011 | Reserv | ed TA | 5OUT | Reserved | rasout Re | eserved T | A1OUT R | eserved | |
| | | | | | 100 | Record | uo be | tput | Reserved | output | | utput | | |
| | | | | | 100 | Reserve | ed | \backslash | Reserved | R | eserved | | eserved | |
| | | | | | 110 | INT3 in | put | \backslash | INT2 input | | T1 input | | T0 input | |
| | | | | | 111 | Reserv | ed | | Reserved | Re | eserved | R | eserved | |

I/O Port (5/6)

| | | 004DH | PJ7F | | PJ6F | PJ | 5F | PJ4F | | | | | | \sim | |
|-------|--------------------|-----------|------|--|---|--------------|--------------|---|--------------|--------------|--------------|--------------|--------------|--------------|------|
| PJFC2 | Port J function | (Prohihit | | | | W | | | | | | | | | |
| 10102 | register 2 | RMW) | 0 | | 0 | | 0 | 0 | | | | | | | |
| | | | | | <refe< td=""><td>er to PJFC</td><td>></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></refe<> | er to PJFC | > | | | | | | | | |
| | | 004EH | PJ7C | ; | PJ6C | PJ | 5C | PJ4C | PJ3 | BC | PJ2C | PJ10 | | Р | J0C |
| PICR | Port J control | (Prohihit | | | | | | | W | | | | | | |
| 1 OOK | register | RMW) | 0 | | 0 | (| 0 | 0 | 0 | | 0 | 0 | | | 0 |
| | | | | | | | | <refer< td=""><td>to PJFC :</td><td>></td><td></td><td></td><td></td><td></td><td></td></refer<> | to PJFC : | > | | | | | |
| | | | PJ7F | | PJ6F | PJ | 5F | PJ4F | PJ3 | BF | PJ2F | PJ1F | - | P | JOF |
| | | | | | | | | | W | | | | | | |
| | | | 0 | | 0 | |) (| 0 | 0 | | 0 | 0 | | | 0 |
| | | | | | | | | | | | r | | 1 | | |
| | | | | <pjx< td=""><td>F2,PJxF,PJxC></td><td>PJ7</td><td>PJ6</td><td>PJ5</td><td>PJ4</td><td>PJ3</td><td>PJ2</td><td>PJ1</td><td>PJ</td><td>0</td><td></td></pjx<> | F2,PJxF,PJxC> | PJ7 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 | PJ1 | PJ | 0 | |
| | | | | | 000 | Input port | Input port | Input port | Input port | Input port | Input port | Input port | Input po | ort | |
| | Port J | 004FH | | | 001 | Output port | Output port | Output port | Output port | Output port | Output port | Output port | Output | port | |
| PJFC | function | (Prohibit | | | 010 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserve | ed | |
| | register | RMW) | | | 011 | TB3OUT1 | TB3OUT0 | TB2OUT1 | TB2OUT0 | TB1OUT1 | TB1OUT0 | TB0OUT1 | TB0OU | то | |
| | | | | | | output | output | output | output | output | output | output | output | | |
| | | | | | 100 | Reserved | Reserved | Reserved | Reserved | Ν | Ν | \backslash | \setminus | | |
| | | | | | 101 | Reserved | Reserved | Reserved | Reserved | | | \backslash | \backslash | | |
| | | | | | 110 | Reserved | Reserved | Reserved | Reserved | | | | | 、 | |
| | | | | | 111 | TB5OUT1 | TB5OUT0 | TB4OUT1 | TB4OUT0 | | | | | \setminus | |
| | | | | | | output | output | output | output | | | | | \backslash | |
| | | 0051H | PK7F | 2 | PK6F2 | PK | 5F2 | PK4F2 | PK3 | F2 | PK2F2 | PK1F | 2 | Pł | <0F2 |
| PKFC2 | Port K function | (Drohihit | | | | | | | W | | | | | | |
| 1102 | register 2 | RMW) | 0 | | 0 | (| 0 | 0 | 0 | | 0 | 0 | | | 0 |
| | | | | | | | | <refer< td=""><td>to PKFC:</td><td>></td><td></td><td></td><td></td><td></td><td></td></refer<> | to PKFC: | > | | | | | |
| | | | PK7F | | PK6F | Pk | (5F | PK4F | PK | 3F | PK2F | PK1F | - | P | K0F |
| | | | | | | | | | Ŵ | | | | | | |
| | | | 0 | | 0 | (| C | 0 | 0 | | 0 | 0 | | | 0 |
| | D. UK | 0053H | | | | 1 | | 1 | | 1 | 1 | | 1 | | |
| PKFC | function | (Prohibit | | <pk)< td=""><td>(F2,PKxF></td><td>PK7</td><td>PK6</td><td>PK5</td><td>PK4</td><td>PK3</td><td>PK2</td><td>PK1</td><td>PK</td><td>0</td><td></td></pk)<> | (F2,PKxF> | PK7 | PK6 | PK5 | PK4 | PK3 | PK2 | PK1 | PK | 0 | |
| | register | RMW) | | | 00 | Input port | Input port | Input port | Input port | Input port | Input port | Input port | Input po | ort | |
| | | | | | 01 | TB3IN1 input | TB3IN0 input | TB2IN1 input | TB2IN0 input | TB1IN1 input | TB1IN0 input | TB0IN1 input | TB0IN0 | input | |
| | | | | | 10 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserve | əd | |
| | | | | | 11 | INTB input | INTA input | INT9 input | INT8 input | INT7 input | INT6 input | INT5 input | INT4 inp | put | |
| | | | | | | | | | | | | | | | |

I/O ポート(6/6)

| Symbol | Name | Address | 7 | 6 | | 5 | 4 | 3 | | 2 | 1 | | 0 |
|--------|------------|-----------|------|--|------------------------|-------------|---------------|---|-------------|-------------|-------------------------|-------------|-------|
| | Dentil | 0055H | / | PL6F: | 2 PL | 5F2 | PL4F2 | PL3 | F2 | PL2F2 | PL1F | 2 F | PL0F2 |
| PLFC2 | function | (Prohibit | | | | | | W | · | | | | |
| 02 | register 2 | RMW) | | 0 | | 0 | 0 | 0 | | 0 | 0 | | 0 |
| | - | | | | - | | | <refer td="" to<=""><td>PLFC></td><td></td><td></td><td></td><td></td></refer> | PLFC> | | | | |
| | Port I | 0056H | PL7C | PL6C | PL | 5C | PL4C | PL3 | BC | PL2C | PL10 | | PL0C |
| PLCR | function | (Prohibit | | | | | | W | | | | | |
| | register | RMW) | 0 | 0 | | 0 | 0 Defer | | | 0 | 0 | | 0 |
| | | | | | | FF | | | > | | | - 1 | |
| | | | PL/F | PLOF | | -95 | PL4F | PL: | | PL2F | PLIF | - | PLUF |
| | | | 0 | 0 | | 0 | 0 | 0 | | 0 | 0 | | 0 |
| | | | | . 0 | 1 | · · | | <u> </u> | i | , <u> </u> | | | ٦ |
| | | | | <plxf2,plxf,plxc< td=""><td>PL7</td><td>PL6</td><td>PL5</td><td>PL4</td><td>PL3</td><td>PL2</td><td>PL1</td><td>PL0</td><td></td></plxf2,plxf,plxc<> | PL7 | PL6 | PL5 | PL4 | PL3 | PL2 | PL1 | PL0 | |
| | | | | 000 | Input port | Input port | Input port | Input port | Input port | Input port | Input port | Input port | - |
| | | | | 001 | Output port | Output port | Output port | Output port | Output port | Output port | Output port | Output port | - |
| | | | | 010 | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | |
| | Port I | 0057H | | 011 | PG13 output | PG12 outpu | t PG11 output | PG10 output | PG03 output | PG02 output | PG01 output | PG00 outpu | t |
| PLFC | function | (Prohibit | | 100 | N. | Reserved | Reserved | HSSI1 input | Reserved | SCLK3/ | Reserved | RXD3 | 1 |
| | register | RMW) | | | $\left \right\rangle$ | | | | | CTS3 | | input | |
| | | | | | | | | | | input | | | 4 |
| | | | | 101 | | HSCLK1 | HSSO1 | Reserved | Reserved | SCLK3 | TXD3 | Reserved | |
| | | | | | | output | output | | | output | output | | |
| | | | | | | | | | | | (Open Drain Disable) | | |
| | | | | 110 | \neg | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | - |
| | | | | 111 | | Reserved | Reserved | Reserved | TA7OUT | Reserved | TXD3 output | Reserved | |
| | | | | | | | | | output | | (Open Drain | | |
| | | | | | | | | | | | Enable) | | 1 |
| | Devit | 005BH | PM7F | PM6F | - PN | /15F | PM4F | PM: | 3F | PM2F | PM1 | F I | PM0F |
| PMFC | function | (Prohibit | | | | | | W | | | | | |
| | register | RMW) | 1 | 1 | | 1 | 1 | 1 | | 1 | 1 | | 1 |
| | | | | _ | ~ | 0:Input | port / Key | input 1:/ | Analog in | put | - | | |
| | Port N | 005FH | / | | | | | _ PN3 | 3F | PN2F | PN1 | F | PN0F |
| PNFC | function | (Prohibit | | | | | | | | | W . | | _ |
| | register | RMW) | | | _ | | | 1 | 0:1- | 1 | 1 | | 1 |
| | | | | | | | | | <u> </u> | iput port | i:Analog | input | |

| (2) Interrupt control (| 1/5) |
|-------------------------|------|
|-------------------------|------|

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------|-----------------------|---------|-------------------|-----------|----------------|--------|----------|--------|---------------|--------|
| | | | | I | NT1 | | | IN | T0 | |
| | | | I1C | I1M2 | I1M1 | I1M0 | 10C | I0M2 | I0M1 | I0M0 |
| INTE01 | INT0 & INT1 Epoblo | 00D0H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT1 | Inte | errupt request | level | 1:INT0 | Inte | rrupt request | level |
| | | | | I | NT3 | | | IN | T2 | |
| | | | I3C | I3M2 | I3M1 | I3M0 | I2C | I2M2 | I2M1 | I2M0 |
| INTE23 | INT2 & INT3 Enable | 00D1H | R | | R/W | • | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT3 | Inte | errupt request | level | 1:INT2 | Inte | rrupt request | level |
| | | | | l | NT5 | | | IN | T4 | |
| | | | I5C | I5M2 | I5M1 | 15M0 | I4C | I4M2 | I4M1 | I4M0 |
| INTE45 | INT4 & INT5 Enable | 00D2H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT5 | Inte | errupt request | level | 1:INT4 | Inte | rrupt request | level |
| | | | | I | NT7 | | | IN | T6 | |
| | | | I7C | I7M2 | I7M1 | I7M0 | I6C | I6M2 | I6M1 | I6M0 |
| INTE67 | Enable | 00D3H | R | | R/W | | R | | R/W | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT7 | Inte | errupt request | level | 1:INT6 | Inte | rrupt request | level |
| | | | | INTTA1 | (TMRA1) | | | INTTA0 | (TMRA0) | |
| | INTTAO & | | ITA1C | ITA1M2 | ITA1M1 | ITA1M0 | ITA0C | ITA0M2 | ITA0M1 | ITA0M0 |
| INTETA01 | INTTA1 | 00D4H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTA1 | Inte | errupt request | level | 1:INTTA0 | Inte | rrupt request | level |
| | | | | INTTA | B (TMRA3) | | | INTTA2 | (TMRA2) | |
| | INTTA2 & | | ITA3C | ITA3M2 | ITA3M1 | ITA3M0 | ITA2C | ITA2M2 | ITA2M1 | ITA2M0 |
| INTETA23 | INTTA3 | 00D5H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTA3 | Inte | errupt request | level | 1:INTTA2 | Inte | rrupt request | level |
| | | | | INT8/INT1 | A5 (TMRA5) | | L | INTTA4 | (TMRA4) | - |
| | | | ITA5C | ITA5M2 | ITA5M1 | ITA5M0 | ITA4C | ITA4M2 | ITA4M1 | ITA4M0 |
| INTE8TA45 | INT8/INTTA5 | 00D6H | R | | R/W | 1 . | R | | R/W | - |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT8/ INTTA5 | Inte | errupt request | level | 1:INTTA4 | Inte | rrupt request | level |
| | | | | INT9/INT1 | A7 (TMRA7) | | | INTTA6 | (TMRA6) | |
| | | | ITA7C | ITA7M2 | ITA7M1 | ITA7M0 | ITA6C | ITA6M2 | ITA6M1 | ITA6M0 |
| | INTTA6 & | | R | | R/W | - | R | | R/W | |
| INTE91A07 | Enable | 000711 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INT9/ INTTA7 | Inte | errupt request | level | 1:INTTA6 | Inte | rrupt request | level |

| | | | | INT | ITX0 | | | INTRX0 | | | |
|-----------|----------|--------|-------------|----------|-------------------|----------|-----------|---------|--------------|---------|--|
| | | | ITX0C | ITX0M2 | ITX0M1 | ITX0M0 | IRX0C | IRX0M2 | IRX0M1 | IRX0M0 | |
| INTES0 | INTTX0 | 00D8H | R | | R/W | | R | | R/W | | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1:INTTX0 | Inte | errupt request le | evel | 1:INTRX0 | Inter | rupt request | level | |
| | | | | INT | ITX1 | | | INT | RX1 | | |
| | INTRX1 & | | ITX1C | ITX1M2 | ITX1M1 | ITX1M0 | IRX1C | IRX1M2 | IRX1M1 | IRX1M0 | |
| INTES1 | INTTX1 | 00D9H | R | | R/W | | R | | R/W | | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1:INTTX1 | Inte | errupt request le | evel | 1:INTRX1 | Inter | rupt request | level | |
| | | | | INT | TTX2 | | | INTE | RX2 | | |
| | INTRX2 & | | ITX2C | ITX2M2 | ITX2M1 | ITX2M0 | IRX2C | IRX2M2 | IRX2M1 | IRX2M0 | |
| INTES2 | INTTX2 | 00DAH | R | | R/W | | R | | R/W | | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1:INTTX2 | Inte | errupt request le | evel | 1:INTRX2 | Inter | rupt request | level | |
| | | | | INT | ГТХЗ | | | INT | RX3 | | |
| | INTRX3 & | | ITX3C | ITX3M2 | ITX3M1 | ITX3M0 | IRX3C | IRX3M2 | IRX3M1 | IRX3M0 | |
| INTES3 | INTTX3 | 00DBH | R | - | R/W | • | R | | R/W | - | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1:INTTX3 | Inte | errupt request le | evel | 1:INTRX3 | Inter | rupt request | level | |
| | | | | | - | | | INTS | BE0 | | |
| | INTEREO | | - | - | - | - | ISBE0C | ISBE0M2 | ISBE0M1 | ISBE0M0 | |
| INTESB0 | Enable | 00DCH | | | | | R | | R/W | | |
| | | | | | | | 0 | 0 | 0 | 0 | |
| | | | | Always | write "0" | | 1:INTSBE0 | Inter | rupt request | level | |
| | | | | | - | | | INTS | BE1 | | |
| | INTSBE1 | | - | - | - | - | ISBE1C | ISBE1M2 | ISBE1M1 | ISBE1M0 | |
| INTESPT | Enable | UUDDH | | | | : | R | | R/W | - | |
| | | | | | | | 0 | 0 | 0 | 0 | |
| | | | | Always | write "0" | | 1:INTSBE1 | Inter | rupt request | level | |
| | | | | INT | HSC0 | | | IN | TA | - | |
| | INTA & | 000511 | IHSC0C | IHSTX0M2 | IHSTX0M1 | IHSTX0M0 | IAC | IAM2 | IAM1 | IAM0 | |
| INTEAHSC0 | Enable | UUDEH | R | | R/W | - | R | | R/W | - | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | 1:INTHSC0 | Inte | errupt request le | evel | 1:INTA | Inter | rupt request | level | |
| | | | | INTI | HSC1 | | 150 | IN | IR | | |
| | INTB & | | IHSC1C | IHSTX1M2 | IHSTX1M1 | IHSTX1M0 | IBC | IBM2 | IBM1 | IBM0 | |
| INTEDROUT | Enable | JUDEN | ĸ | 0 | <u>R/W</u> | 0 | ĸ | 0 | R/W | 0 | |
| | | | | U Into | | | | U | | U | |
| | 1 | 1 | 1.111111301 | inte | mupi iequest le | 7 V C I | | iiilei | IUPLICUUCS | 10 4 61 | |

Interrupt control (2/5)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------------|---------|-----------|---------------------|-------------------|---------|--------------|-------------|---------------|---------|
| | | | | INTTB0 ² | 1 (TMRB0) | | | INTTB00 | (TMRB0) | |
| | INTTB00 & | | ITB01C | ITB01M2 | ITB01M1 | ITB01M0 | ITB00C | ITB00M2 | ITB00M1 | ITB00M0 |
| INTETB0 | INTTB01 | 00E0H | R | | R/W | | R | | R/W | - |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTB01 | Inte | errupt request le | evel | 1:INTETB00 | Inter | rrupt request | level |
| | | | | INTTB1 [,] | 1 (TMRB1) | | | INTTB10 | (TMRB1) | |
| | INTTB10 & | | ITB11C | ITB11M2 | ITB11M1 | ITB11M0 | ITB10C | ITB10M2 | ITB10M1 | ITB10M0 |
| INTETB1 | INTTB11 | 00E2H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTB11 | Inte | errupt request le | evel | 1:INTTB10 | Inter | rrupt request | level |
| | | | | INTTB2 ² | 1 (TMRB2) | | | INTTB20 | (TMRB2) | |
| | INTTB20 & | | ITB21C | ITB21M2 | ITB21M1 | ITB21M0 | ITB20C | ITB20M2 | ITB20M1 | ITB20M0 |
| INTETB2 | INTTB21 | 00E5H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTB21 | Inte | errupt request le | evel | 1:INTTB20 | Inter | rrupt request | level |
| | | | | | | | | NTTB31/INT1 | rb30 (tmrb3 | 3) |
| | INTTB30 & | | | | | | ITB3XC | ITB3XM2 | ITB3XM1 | ITB3XM0 |
| INTETB3 | INTTB31 | 00E6H | | | | | R | | R/W | |
| | Enable | | | | | | 0 | 0 | 0 | 0 |
| | | | | I | Always write "0 | " | 1:INTTB31/30 | Inter | rupt request | level |
| | | | | | | | | NTTB41/INT1 | FB40 (TMRB4 | 4) |
| | INTTB40 & | | | | | | ITB4XC | ITB4XM2 | ITB4XM1 | ITB4XM0 |
| INTETB4 | INTTB41 | 00E7H | | | | | R | | R/W | |
| | Enable | | | | | | 0 | 0 | 0 | 0 |
| | | | | ŀ | Always write "0 | " | 1:INTTB41/40 | Inter | rupt request | level |
| | | | | | | | | NTTB51/INT1 | rb50 (TMRB5 | 5) |
| | INTTB50 & | | | | | | ITB5XC | ITB5XM2 | ITB5XM1 | ITB5XM0 |
| INTETB5 | INTTB51 | 00E8H | | | | | R | | R/W | - |
| | Enable | | | | | | 0 | 0 | 0 | 0 |
| | | | | | Always write "0 | 'n | 1:INTTB51/50 | Inter | rrupt request | level |
| | | | | | | | | INTT | BOX | |
| | | | | | | | ITBOXC | ITBOXM2 | ITBOXM1 | ITBOXM0 |
| INTETBOX | (Overflow) | 00E9H | | | | | R | | R/W | |
| | Enable | | | | | | 0 | 0 | 0 | 0 |
| | | | | / | Alwavs write "0 | " | 1:INTTBOX | Inter | rrupt request | level |

Interrupt control (3/5)

| | | | | IN | TP0 | | | INT | AD | |
|----------|-------------------------|-------|----------|--------|-----------------|--------|----------|--------|---------------|--------|
| | | | IP0C | IP0M2 | IP0M1 | IP0M0 | IADC | IADM2 | IADM1 | IADM0 |
| INTEPAD | INTP0 & INTAD Enable | 00E4H | R | • | R/W | | R | | R/W | - |
| | Lindbio | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTP0 | Inte | rrupt request l | evel | 1:INTAD | Inte | rrupt request | level |
| | | | | N | IMI | | | INT\ | NDT | |
| | | | INCNM | - | - | - | INCWD | - | - | - |
| INTNMWDT | Enable | 00EFH | R | | | | R | | | |
| | | | 0 | | | | 0 | | | |
| | | | 1:NMI | | | | 1:INTWDT | | | |
| | | | | INTTC1 | (DMA1) | | | INTTC0 | (DMA0) | |
| | INTTC0 & | | ITC1C | ITC1M2 | ITC1M1 | ITC1M0 | ITC0C | ITC0M2 | ITC0M1 | ITC0M0 |
| INTETC01 | INTTC1 | 00F0H | R | | R/W | • | R | | R/W | |
| | LIIADIE | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTC1 | Inte | rrupt request l | evel | 1:INTTC0 | Inte | rrupt request | level |
| | | | | INTTC | 3 (DMA3) | | | INTTC2 | (DMA2) | |
| | INTTC2 & | | ITC3C | ITC3M2 | ITC3M1 | ITC3M0 | ITC2C | ITC2M2 | ITC2M1 | ITC2M0 |
| INTETC23 | INTTC3 Enable | 00F1H | R | | R/W | | R | | R/W | |
| | Lindbio | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTC3 | Inte | rrupt request l | evel | 1:INTTC2 | Inte | rrupt request | level |
| | | | | INTTC5 | 5 (DMA5) | | | INTTC4 | (DMA4) | |
| | INTTC4 & | | ITC5C | ITC5M2 | ITC5M1 | ITC5M0 | ITC4C | ITC4M2 | ITC4M1 | ITC4M0 |
| INTETC45 | INTTC5 | 00F2H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTC5 | Inte | rrupt request l | evel | 1:INTTC4 | Inte | rrupt request | level |
| | | | | INTTC7 | 7 (DMA7) | | | INTTC6 | (DMA6) | |
| | INTTC6 & | | ITC7C | ITC7M2 | ITC7M1 | ITC7M0 | ITC6C | ITC6M2 | ITC6M1 | ITC6M0 |
| INTETC67 | INTTC7 | 00F3H | R | | R/W | | R | | R/W | |
| | Enable | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | 1:INTTC7 | Inte | rrupt request l | evel | 1:INTTC6 | Inte | rrupt request | level |

Interrupt control (4/5)

Interrupt control (5/5)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|--------------------------------------|----------------------------|------------|-------------------|-------------------|-------------------|-------------------|--------------------|--------------------|-------------------|
| | | | - | | | | IR3LE | IR2LE | IR1LE | IR0LE |
| | | | W | | | | | R/ | W | |
| | SIO | 00F5 | 0 | | | | 1 | 1 | 1 | 1 |
| SIMC | Mode | (Prohibit | | | | | INTRX3 | INTRX2 | INTRX1 | INTRX0 |
| | control | RMW) | Always | | | | 0: edge | 0: edge | 0: edge | 0: edge |
| | | | write "1" | | | | 1: level | 1: level | 1: level | 1: level |
| | | | | | | | mode | mode | mode | mode |
| | | | | | | | | | | NMIREE |
| | | | | | | | | | | R/W |
| | Interrupt | 00F6H | | | | | | | | 0 |
| IIMC0 | Input mode | (Prohibit | | | | | | | | NMI |
| | control 0 | RMW) | | | | | | | | 0:Falling |
| | | | | | | | | | | 1:Falling |
| | | | | | | | | | | and Bising |
| | | | 171 E | IEI E | 151 E | ME | 131 E | 121 E | 111 E | |
| | | 00FAH | | IULL | IJLL | R/ | | IZLL | | |
| | Interrupt | (Deelsikit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IIIVIC I | control 1 | (Prohibit RMW) | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INT0 |
| | | | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge | 0:Edge |
| | | | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level | 1:Level |
| | | | 17EDGE | I6EDGE | 15EDGE | I4EDGE | I3EDGE | 12EDGE | I1EDGE | IOEDGE |
| | | 00FBH | 0 | 0 | 0 | R/ | | 0 | 0 | |
| | Interrupt | (D. 1.1.) | INT7 | | INT5 | INT4 | INT3 | INT2 | INT1 | |
| IIIVIC2 | control 2 | (Prohibit RMW) | 0: Rising | 0: Rising | 0: Rising | 0: Rising | 0: Rising | 0: Rising | 0: Rising | 0: Rising |
| | | | /High | /High | /High | /High | /High | /High | /High | /High |
| | | | 1: Falling | 1: Falling | 1: Falling | 1: Falling | 1: Falling | 1: Falling | 1: Falling | 1: Falling |
| | | | /Low | /Low | /Low | /Low | /Low | /Low | /Low | /Low |
| | | | | | | | IBLE | IALE | I9LE | I8LE |
| | Interrupt Input mode control 3 | (Prohibit RMW) | K/W | | | | | | | |
| IIMC3 | | | | | | | | | | |
| | | | | | | | 0.Edae | 0.Edae | 0.Edae | 0.Edae |
| | | | | | | | 1:Level | 1:Level | 1:Level | 1:Level |
| | | | | | | | IBEDGE | IAEDGE | 19EDGE | 18EDGE |
| | Interrupt Input mode control 4 | 010FH (Prohibit RMW) | | | | | | R/ | W | - |
| | | | | | | | 0 | 0 | 0 | 0 |
| IIMC4 | | | | | | | IN I B | INTA 0: Pising | IN 19 0: Pising | IN18 0: Ricing |
| | | | | | | | /Hiah | /Hiah | /High | /High |
| | | | | | | | 1: Falling | 1: Falling | 1: Falling | 1: Falling |
| | | | | | | | /Low | /Low | /Low | /Low |
| | Interrupt | 00F8H | - | - | - | - | - | - | - | - |
| INTCLR | Clear | (Prohibit | | | 0 | V | V | | | |
| | Control | RMW) | 0 | U Clear the ii | | U U | U U | U icro DMA etai | U ting voctor | 0 |
| | | | _ | | | | | | | |
| | | | - | DF493LL | DF403LL | DF473LL | R/W | DF373LL | DF203LL | DF243LL |
| | | 010CH | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Interruption | 010011 | | 0:INTTB50 | 0:INTTB40 | 0:INTTB30 | 0:INTB | 0:INTA | 0:INTTA7 | 0:INTTA5 |
| INISEL | selection | (Prohibit RMW) | | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption |
| | | , | | is effective | is effective | is effective | is invalid | is invalid | is effective | is effective |
| | | | | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption | Interruption |
| | | | ~ | is effective | is effective | is effective |
| | | | | | TBOF5ST | TBOF4ST | TBOF3ST | TBOF2ST | TBOF1ST | TBOF0ST |
| | | | | | 0 | 0 | R/ | VV O | 0 | 0 |
| | | 010DH | | | Read [.] | Read [.] | Read [.] | Read [.] | Read [.] | Read [.] |
| INITOT | Interruption | (Dec. 11.11 | | |):Interruption |):Interruption |):Interruption |):Interruption |):Interruption |):Interruption |
| 10151 | flag | (Prohibit RMW) | | | in-generating | in-generating | in-generating | in-generating | in-generating | in-generating |
| | | | | | interruption | :interruption | interruption | :interruption | :interruption | |
| | | | | | Write: | Write: | Write: | Write: | Write: | Write: |
| | | | | | 0:"0" clear | 0:"0" clear | 0:"0" clear | 0:"0" clear | 0:"0" clear | 0:"0" clear |
| | | L | | | 1:Dont care | 1:Dont care | 1:Dont care | 1:Dont care | 1:Dont care | 1:Dont care |

(3) DMA controller

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------------------|-----------|-------|--------|--------|-------------|----------------|------------|--------|--------|
| | | | | | DMA0V5 | DMA0V4 | DMA0V3 | DMA0V2 | DMA0V1 | DMA0V0 |
| | DMA0 Start | 0100H | | | | • | R/ | W | | - |
| Divi/tov | Vector | 010011 | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA0 St | art Vector | | |
| | | | | | DMA1V5 | DMA1V4 | DMA1V3 | DMA1V2 | DMA1V1 | DMA1V0 |
| DMA1V | DMA1 Start | 0101H | | | | | R/ | W | | |
| DIVIATV | Vector | 010111 | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA1 St | art Vector | | |
| | | | / | | DMA2V5 | DMA2V4 | DMA2V3 | DMA2V2 | DMA2V1 | DMA2V0 |
| DMA2V | DMA2 Start | 0102H | | | | | R/ | W | | |
| 2 | Vector | 0.02.1 | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | _ | _ | | - | DMA2 St | art Vector | | - |
| | | | | | DMA3V5 | DMA3V4 | DMA3V3 | DMA3V2 | DMA3V1 | DMA3V0 |
| DMA3V | DMA3 Start Vector | 0103H | | | R/W | | | | | |
| | | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA3 St | art Vector | | |
| DMA4V | | | | | DMA4V5 | DMA4V4 | DMA4V3 | DMA4V2 | DMA4V1 | DMA4V0 |
| | DMA4 Start Vector | 0104H | | | | | R/ | W | | - |
| | | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA4 St | art Vector | | - |
| | DMA5 Start Vector | 0105H | / | | DMA5V5 | DMA5V4 | DMA5V3 | DMA5V2 | DMA5V1 | DMA5V0 |
| DMA5V | | | | | | | R/ | W | | |
| | | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | < | | î | DMA5 St | art Vector | | |
| | DMA6 Start Vector | 0106H | | | DMA6V5 | DMA6V4 | DMA6V3 | DMA6V2 | DMA6V1 | DMA6V0 |
| DMA6V | | | | | | · - | R/ | W | | |
| | | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | _ | | | DMA6 St | art Vector | | |
| | DMAZ | | | | DMA7V5 | DMA7V4 | DMA7V3 | DMA7V2 | DMA7V1 | DMA7V0 |
| DMA7V | Start | 0107H | | | | | R/ | W | | |
| | Vector | | | | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | DMA7 St | art Vector | | |
| | | | DBST7 | DBST6 | DBST5 | DBST4 | DBST3 | DBST2 | DBST1 | DBST0 |
| DMAB | DMA Burst | 0108H | 0 | 0 | 0 | R/ | Ŵ | 0 | | 0 |
| | | | 0 | 0 | 1. | | t on Rurst Mc | | 0 | 0 |
| | | | | | | | | | DREO1 | |
| DMAG | DMA | 0109H | | DIVEQU | DIVEQU | | W | DIVEQUE | DILLO | DIVEQU |
| DMAR | Request | (Prohibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | RMW) | - | - | | 1:DMA reque | st in software | 9 | | |

(4) Memory controller (1/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|-------------------------|-------------------|---|---|---------------------|--------------------------------|-------------|------------------------|------------------------|--------------|--|
| | | | | B0WW2 | B0WW1 | B0WW0 | | B0WR2 | B0WR1 | B0WR0 | |
| | | | ļ | | W | | 1 | | W 1 | 1 0 | |
| | BLOCK 0 | 0140H | | U Write waits | <u> </u> | U | | U Read waits | 1 | U | |
| B0CSL | control | (Prohibit | | 001:0WAIT | 010:1V | VAIT | | 001:0WAIT | 010:1W | /AIT | |
| | register Low | RMW) | | 101:2WAIT | 110:3V | VAIT | | 101:2WAIT | 110:3W | /AIT | |
| | | | | 111:4WAIT | 011: W | AIT pin | | 111:4WAIT | 011: W | AIT pin | |
| | | ļ' | | Others:Rese | erved | | 500144 | Others:Rese | erved | | |
| | | | | - | - | BOREC | B0OM1 | BOOMO | B0BUS1 | B0B0S0 | |
| | BLOCK 0 | 04.44 LL | 0 | [] | | 0 | 0 | 0 | 0 | 0 | |
| BUCSH | MEMCT | 0141H | CS select | ΔΙωανς | Always | 0:Not insert a | 00.ROM/SR | ΔM | Data Bus w | idth | |
| BOCSH | control | (Prohibit | 0:Disable | write "0" | write "0" | dummy cycle | 01:Reserved | 1 | 00:8bit | uui | |
| | Tegister riigit | (NIVIAN) | 1:Enable | | | cycle | 10:Reserved | ł | 01:16bit | | |
| | | | | | | | 11:Reserved | 10:Reserved | | | |
| | 1 | ' | | B1WW2 | B1WW1 | B1WW0 | | B1WR2 | B1WR1 | B1WR0 | |
| | | | | | W | | | | W | | |
| | BLOCK 1 | 0144H | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| B1CSL | MEMC | (Probibit | | Write waits | 010-11 | VAIT | | Read waits | 010-114 | / ^ IT | |
| | register Low | (Prohibit RMW) | | 101:2WAIT | 110:3V | VAIT | | 101:2WAIT | 110:30 | /All /AlT | |
| | | | | 111:4WAIT | 011: W | /AIT pin | | 111:4WAIT | 011: W | AIT pin | |
| | | | | Others:Res | erved | //// P | | Others:Res | erved | | |
| | | | B1E | - | - | B1REC | B1OM1 | B1OM0 | B1BUS1 | B1BUS0 | |
| | | | <u> </u> | Ļ | <u> </u> | Ļ | | <u>W</u> | 0 | 0 | |
| | BLOCK 1 | 0145H | | Al | | 0 | | 0 | | 0 | |
| B1CSH | control | (Prohibit | CS select | Always Always U: Not insert a dummy cycle | | | 00:ROM/SK | AM N | Data Bus width | | |
| | register High | RMW) | 1:Enable | | | 1: Insert a dummy cycle | 10:Reserved | | 01:16bit | | |
| | | | l line. | | | | 11:Reserved | ł | 10:Reserver | d | |
| | <u> </u> | ļ' | | D0\4/\4/2 | D0\A/\A/1 | DOM/M/O | <u> </u> | D0\//D0 | 11:Reserved | | |
| | | | | DZVVVVZ | <u>D200001</u> W | DZVVVVU | | DZVVRZ | W DZWKI | DZWRU | |
| | BLOCK 2 | 01/18H | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| B2CSL | MEMC | | | Write waits | | | | Read waits | | ··· | |
| DLCCL | control register Low | (Prohibit RMW) | | 001:0WAII | 0WAIT 010:1WAIT | | 001:0WAIT | | 010:1WAII 110:3WAIT | | |
| | | | | 101.2VV/\\\ 111.2VV/\\\ | 011. | | | 101.200701 | 011.0 | | |
| | | | | Others:Res | erved | ап ріп | | Others:Res | erved | ап ріп | |
| | 1 | <u> </u> | B2E | B2M | - | B2REC | B2OM1 | B2OM0 | B2BUS1 | B2BUS0 | |
| | | | V | V | | | | W | | | |
| | BLOCK 2 | 0149H | <u> </u> | 0 | | 0 | 0 | 0 | 0/1 | 0/1 | |
| B2CSH | MEMC control | (Prohibit | CS select | 0:16MB | Always | 0: Not insert a dummy cycle | 00:ROM/SR | AM | Data Bus width | | |
| | register High | RMW) | 0:Disable | 1:Sets area | write "0" | 1: Insert a dummy | 10:Reserved | 1 | 00:80it 01:16bit | | |
| | | | 1.510.5.5 | uiuu | | Cyclc. | 11:Reserved | ł | 10:Reserve | d | |
| | | <u> </u> | | | | | | | 11:Reserved | b b | |
| | | | | B3WW2 | B3WW1 | B3WW0 | | B3WR2 | B3WR1 | B3WR0 | |
| | | 014011 | | 0 | 1 | 0 | | 0 | 1 | 0 | |
| PACEL | BLOCK 3 MEMC | 014CH | 1 | Write waits | | | | Read waits | <u>.</u> . | | |
| B3USL | control | (Prohibit | and the second se | 001:0WAIT | 010:10 | VAIT | | 001:0WAIT | 010:10 | /AIT | |
| | Tegister Low | INIVIAN) | line - | 101:2VVAI1 | 110:30 | VAII | | 101:200AII | 110:30 | | |
| | | | III III III III III III III III III II | Others Res | 011: VV erved | AlT pin | | 111:4WAU Others:Res | 011: W. erved | AIT pin | |
| | 1 | + | B3E | - | - | B3REC | B3OM1 | B3OM0 | B3BUS1 | B3BUS0 | |
| | | | W | | | | | W | | | |
| | BLOCK 3 | 014DH | 0 | | <u> </u> | 0 | 0 | 0 | 0 | 0 | |
| B3CSH | MEMC control | (Prohibit | CS select | Always | Always | 0: Not insert a dummy cycle | 00:ROM/SR | AM | Data Bus wi | dth | |
| | register High | RMW) | 0:Disable | write "0" | write "0" | 1: Insert a | 01:Reserved | 4 | 00:8bit 01:16bit | | |
| | | | 1.2110.010 | | | uummy oyoio | 11:SDRAM | • | 10:Reserve | d | |
| | 1 | | | | | | | | | 11:Reserved | |

Note1: A value is set to B2CSH <B2BUS1:0> according to the state of AM[1:0] terminal at the time of reset release.

Memory controller (2/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|----------------------------|------------------------------------|---|----------------------------|--|---|--|--|----------------------------|
| | | | | B4WW2 | B4WW1 | B4WW0 | | B4WR2 | B4WR1 | B4WR0 |
| | BLOCK 4 MEMC control register Low | | | | W | | | | W | |
| | | 0150H | | 0 | 1 | 0 | | 0 | 1 | 0 |
| B4CSL | | (Prohibit RMW) | | Write waits 001:0WAIT 101:2WAIT | 010:1V 110:3V 011: W | VAIT VAIT | | Read waits 001:0WAIT 101:2WAIT | 010:1W 110:3W 011: W | /AIT /AIT |
| | | | | Others:Rese | erved | лі ріп | | Others:Rese | erved | лп рш |
| | | | B4E | - | - | B4REC | B4OM1 | B4OM0 | B4BUS1 | B4BUS0 |
| | | | W | | | | 1 | W | r | 1 |
| | BLOCK 4 | 0151H | 0 | | | 0 | 0 | 0 | 0 | 0 |
| B4CSH | MEMC control register High | (Prohibit RMW) | CS select 0:Disable 1:Enable | Always write "0" | Always write "0" | 0: Not insert a dummy cycle 1: Insert a dummy cycle | 00:ROM/SR 01:Reserved 10:Reserved 11:Reserved | AM I I | Data Bus wi 00:8bit 01:16bit 10:Reserved 11:Reserved | idth d |
| | | | | B5WW2 | B5WW1 | B5WW0 | | B5WR2 | B5WR1 | B5WR0 |
| | | | | 0 | W | 0 | | 0 | W | |
| | BLOCK 4 | 0154H | | U Writo waite | | 0 | | U Road waite | 1 | 0 |
| B5CSL | MEMC control register Low | (Prohibit RMW) | | 001:0WAIT 101:2WAIT | 010:1V 110:3V | VAIT VAIT | 001:0WAIT 101:2WAIT | | 010:1WAIT 110:3WAIT | |
| | | | | 111:4WAIT Others:Rese | 011: W | AIT pin | | 111:4WAIT 0 Others:Reserved | | AIT pin |
| | BLOCK 4 MEMC control register High | 0155H (Prohibit RMW) | B5E | - | - | B5REC | B5OM1 | B5OM0 | B5BUS1 | B5BUS0 |
| | | | W | | | - | | W | - | - |
| | | | 0 | | | 0 | 0 | 0 | 0 | 0 |
| B5CSH | | | CS select 0:Disable 1:Enable | Always write "0" | Always write "0" | 0: Not insert a dummy cycle 1: Insert a dummy cycle | 00:ROM/SR 01:Reserved 10:Reserved 11:Reserved | AM I I I | Data Bus wi 00:8bit 01:16bit 10:Reserved 11:Reserved | idth d |
| | BLOCK EX MEMC control register Low | 0158H | | BEXWW2 | BEXWW1 | BEXWW0 | | BEXWR2 | BEXWR1 | BEXWR0 |
| | | | | | W | | | | W | |
| | | | | 0 | 1 | 0 | | 0 | 1 | 0 |
| BEXCSL | | | | Write waits 001:2WAIT 010:1WAIT 101:2WAIT 110:2WAIT 011:1+NWAIT Others:Reserved | | | | Read waits 001:2WAIT 010:1WAIT 101:2WAIT 110:2WAIT 011:1+NWAIT Others:Reserved | | 1WAIT 2WAIT |
| | | | | | | | BEXOM1 | BEXOM0 | BEXBUS1 | BEXBUS0 |
| | | | | 0 | 0 | 0 | | V | V | 0 |
| | BLOCK EX | | - | U | | | | | U Doto Ruo v | u U |
| BEXCSH | control register High | 0159H | - | write "0" | write "0" | write "0" | 00.ROM/SF 01:Reserve 10:Reserve 11:Reserve | d d d | 00:8bit 01:16bit 10:Reserve 11:Reserve | ed ed |
| | | | - | - | - | OPGE | OPWR1 | OPWR0 | PR1 | PR0 |
| | | | | | | | · · · · · · | R/W | | |
| | Page ROM | | | | | 0 | 0 | 0 | 1 | 0 |
| PMEMCR | Page ROM control register | orol 0166H ster | | | | ROM page access 0:Disable 1:Enable | Wait number 00: 1state (n- 01: 2state (n- 10: 3state (n- 11: Reserved | er on page 1-1-1 mode) 2-2-2 mode) 3-3-3 mode) | Byte number 00: 64by 01: 32by 10: 16by 11: 8byte | n a page te te te |

| Memory | controller | (3/3) |
|--------|------------|-------|
|--------|------------|-------|

| | Memory mask register 0 | 0142H | M0V20 | M0V19 | M0V18 | M0V17 | M0V16 | M0V15 | M0V14-9 | M0V8 |
|---------|--|--------|------------------------------------|------------|-----------|----------------|---|--------------|-----------|-----------|
| | | | | | | R/ | W | | | |
| MANKU | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | 0:Compare enable 1:Compare disable | | | | | | | |
| MSAR0 | Memory | | M0S23 | M0S22 | M0S21 | M0S20 | M0S19 | M0S18 | M0S17 | M0S16 |
| | start | 0143H | | | | R/ | W | | | |
| | address register 0 | 014011 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | regiotor e | | | | S | et start addre | ess A23 to A1 | 6 | | |
| MAMR1 | Mamani | | M1V21 | M1V20 | M1V19 | M1V18 | M1V17 | M1V16 | MV15-9 | M1V8 |
| | mask | 0146H | | . 1 | | R/ | W | | | |
| | register 1 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | M4000 | M4.000 | 0:Comp | bare enable | 1:Compare | | M4047 | M4040 |
| | Memory | | M1523 | M1522 | M1521 | M1520 | M1519 | M1518 | M1517 | W1516 |
| MSAR1 | start address | 0147H | 1 | 1 | 1 | 1 1 | 1 | 1 | 1 | 1 |
| | register 1 | | | 1 | | et start addre | ı 223 to A1 عود | 6 | | I |
| | | | M2\/22 | M2\/21 | M2\/20 | M2\/10 | M2V/18 | 0 M2\/17 | M2\/16 | M2\/15 |
| | Memory | | 1012 0 2 2 | | 1012 0 20 | R/ | W | | 1012 0 10 | 1012 0 13 |
| MAMR2 | mask register 2 | 014AH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | register 2 | | - 1 | | 0:Com | are enable | 1:Compare | disable | | |
| | | | M2S23 | M2S22 | M2S21 | M2S20 | M2S19 | M2S18 | M2S17 | M2S16 |
| MEADO | Memory start address register 2 | 014BH | | | | R/ | W | | | |
| MSAR2 | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | Se | et start addre | ess A23 to A1 | 6 | | |
| | Memory mask register 3 | 014EH | M3V22 | M3V21 | M3V20 | M3V19 | M3V18 | M3V17 | M3V16 | M3V15 |
| MAMR3 | | | | | | R/ | W | | | |
| | | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | 0:Comp | are enable | 1:Compare | disable | | |
| | Memory start address register 3 | 014FH | M3S23 | M3S22 | M3S21 | M3S20 | M3S19 | M3S18 | M3S17 | M3S16 |
| MSAR3 | | | | | | | W | | | |
| | | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | M41/00 | | 50 | et start addre | A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 MAX (47 | | |
| | Memory | 0152H | IVI4VZZ [| 1014 V Z 1 | 1014 V 20 | IVI4V19 | 1014 0 18 | 1014 0 17 | 1014 0 10 | 1014 0 15 |
| MAMR4 | mask | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | register 4 | | | | 0.Com | are enable | 1.Compare | disable | | |
| | | | M4S23 | M4S22 | M4S21 | M4S20 | M4S19 | M4S18 | M4S17 | M4S16 |
| | Memory | | MI4020 | WHOLL | 1014021 | R/ | W | MHOTO | | 101-010 |
| MSAR4 | address | 0153H | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | register 4 | | | | S | et start addre | ess A23 to A1 | 6 | | |
| | | | M5V22 | M5V21 | M5V20 | M5V19 | M5V18 | M5V17 | M5V16 | M5V15 |
| | Memory | 01564 | ' | | | R/ | W | | | |
| MANNING | mask register 5 | HOGIU | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | | | | | 0:Comp | pare enable | 1:Compare | disable | | |
| | Memory | | M5S23 | M5S22 | M5S21 | M5S20 | M5S19 | M5S18 | M5S17 | M5S16 |
| MSAR5 | start | 0157H | | | | R/ | W | | | |
| | address register 5 | | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | register o | | | | Se | et start addre | ess A23 to A1 | 6 | | |
(5) Clock control / PLL (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|------------------|-------------|-------------------|-----------|---------------------------|--------------|-------------|---------------------|-----------|------------|
| | | | | | | | | - | | |
| | Sustem | | | | | | | R/W | | |
| SYSCR0 | Clock | 10E0H | | | | | | 0 | 0 | 0 |
| | Control 0 | | | | | | | Always write "0" | | |
| | | | | | | | | GEAR2 | GEAR1 | GEAR0 |
| | | | | | | | | | R/W | |
| | | | | | | | | 1 | 0 | 0 |
| | | | | | | | | Select gear | value of | |
| | | | | | | | | high freque | ncv (fc) | |
| | System | | | | | | | 000 [.] fc | | |
| SYSCR1 | Clock | 10E1H | | | | | | 001: fc | /2 | |
| | Control 1 | | | | | | | 010: fc | /4 | |
| | | | | | | | | 011: fc | /8 | |
| | | | | | | | | 100: fc | /16 | |
| | | | | | | | | 101: (F | Reserved) | |
| | | | | | | | | 110: (F | Reserved) | |
| | | | | | - | - | - | 111: (F | Reserved) | |
| | | | - | | WUPTM1 | WUPTM0 | HALTM1 | HALTM0 | | DRVE |
| | | | R/W | | | R | /W | | | R/W |
| | | | 0 | | 1 | 0 | 1 | 1 | | 0 |
| | _ | | Always | | Warm-up tim | ier | HALT mode | ; | | Pin state |
| SVSCR2 | System | 10E2H | write "0" | | 00: Reserv | ed | 00: Reserve | ed | | STOP |
| 0100112 | Control 2 | 102211 | | | 10: 2 ¹⁴ /inpu | it frequency | 01: STOP n | node | | mode |
| | | | | | 11: 2 ¹⁶ /inpu | it frequency | 10: IDLE1 n | node | | 0: I/O off |
| | | | | | 11.2 /11.2 | rinequency | 11: IDLE2 n | node | | 1: Remains |
| | | | | | | | | | | the state |
| | | | | | | | | | | HALT |
| | | | | FCSEL | LWUPFG | | | | | |
| | | | | R/W | R | | | | | |
| | PU | | | 0 | 0 | | | | | |
| PLLCR0 | Control 0 | 10E8H | | Select fc | Lock up timer | | | | | |
| | | | | clock | 0: not end | | | | | |
| | | | | U: TOSCH | 1 end | | | | | |
| | | | DULON | | <u> </u> | \sim | <u> </u> | <hr/> | \sim | \sim |
| | | | PLLON | | | | | | | |
| | | | R/W | | | | | | | |
| PLLCR1 | PLL Control 1 | 10E9H | 0 | | 1 | | | | | |
| | | | Control on/off | | | | | | | |
| | | 0 1 0 | 1: ON | | | | | | | |
| | | | 0: OFF | | | | | | | |

Clock control / PLL (2/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--------|------------------------------|---------|---------------------------------|--|---|---|---|-------|---------|---|--|--|--|
| | | | PROTECT | | | | | EXTIN | DRVOSCH | | | | |
| | | | R | | | | | R/W | R/W | | | | |
| | EMC | 105011 | 0 | | | | | 0 | 1 | | | | |
| EMCCR0 | control register 0 | 10E3H | Protect flag 0: OFF 1: ON | | | | 1: External fc clock 1: NORMAL 0: WEAK | | | | | | |
| EMCCR1 | EMC control register 1 | 10E4H | | Switching the protect ON/OFF by write to following 1st-KEY, 2nd-KEY | | | | | | | | | |
| EMCCR2 | EMC control register 2 | 10E5H | | 1st-KEY: EMCCR1 = 5AH, EMCCR2 = 5AH in succession write 2nd-KEY: EMCCR1 = A5H, EMCCR2 = 5AH in succession write | | | | | | | | | |

(6) SDRAM Controller

| Symbol | Name | address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------------------|-----------|---------|-----------|-----------|-----------|--------------|---------------|-----------------|-----------------|--------------|
| | | | - | - | SMRD | SWRC | SBST | SBL1 | SBL0 | SMAC |
| | | | | | | F | R/W | | | - |
| | | | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| | | | Always | Always | Mode | Write | Burst stop | Select burst | length | SDRAM |
| | SDRAM | | write "0" | write "0" | register | recovery | command | 00: Reserved | | controller |
| SDACB1 | Access | 02500 | | | recovery | time | 0: Dracharga | 01:Full-page re | ead, | 0: Dischlo |
| SDACKT | Control | 02000 | | | time | | all | burst write | 9 | 1. Enable |
| | Register1 | | | | | 0: 1clock | 1: Burst stop | 10:1-word read | d, | |
| | | | | | 0: 1clock | 1: 2clock | | single writ | e | |
| | | | | | 1: 2clock | | | 11:Full-page re | ead, | |
| | | | | | | | | single writ | e | |
| | | | | | | | | - | | |
| | | | | | | SBS | SDRS1 | SDRS0 | SMUXW1 | SMUXW0 |
| | | | / | | | | | R | /W | |
| | SDRAM | | | | | 0 | 0 | 0 | 0 | 0 |
| 004000 | Access | 005411 | | | | Number of | Select ROW a | address size | Select addres | s multiplex |
| SDACR2 Control Register2 | 0251H | | | | banks | 00: 2048rows | (11bits) | 00: TypeA (A | 9-) | |
| | Register2 | 2 | | | | 0.2 banks | 01: 4096rows | (12bits) | 01: TypeB (A | 10-) |
| | | | | | | 1: 4 banks | 10: 8192rows | (13bits) | 10: TypeC (A | 11-) |
| | | | | | | | 11: Reserved | | 11: Reserved | i. |
| | | | / | <hr/> | | SSVE | SPS2 | SDS1 | SPSO | SPC |
| | SDRAM | | | | | OUAL | 01(02 | R/W | 0100 | 0110 |
| | | | | | | 1 | 0 | 0 | 0 | 0 |
| | | | | | | SR Auto | F | Refresh interva | al | Auto refresh |
| SDRCR | Control | 0252H | | | | Exit | | | | 0:Disable |
| | Register | | | | | EAR | 000: 47s | tate 100: | 156state | 1:Enable |
| | Register | | | | | 0.Disable | 001: 78s | tate 101: | 295state | |
| | | | | | | 1:Enable | 010: 97s | tate 110 | :249state | |
| | | | | | | T.Enable | 011:124: | state 111 | :312state | |
| | | | / | | | | | SCMM2 | SCMM1 | SCMM0 |
| | | | | | | | | | R/W | |
| | | | | | | | | 0 | 0 | 0 |
| | | | | | | | | Co | ommand execu | ting |
| | | | | | | | | | | |
| | SDRAM | | | | | | | 000: Not exe | ecute | |
| SDCMM | Commandl | 0253H | | | | | | 001: Excute | initialize comm | and |
| | Register | | | | | | | a. Prechar | rge all banks | |
| | 0 | | | | | | | b. 8 times | auto refresh | |
| | | | | | | | | c. Set mod | de register | |
| | | | | | | |] | 100: Set mo | ode register | |
| | | | | | | |] | 101: Execu | te self refresh | า Entry |
| | | | | | | | 1 | 110: Execu | te self refresh | ו EXIT |
| 1 | | | | | | | | Others: Res | served | |

(7) 8-bit timer (1/2)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|----------|--|-----------------------------|------------------|------------------|--------------------|-------|-----------------------|---------------|-------------------------|----------------|--|--|--|
| | | | TAORDE | | | | I2TA01 | TA01PRUN | TA1RUN | TAORUN | | | |
| | | | R/W | | | | | R/ | W | | | | |
| | TMRA01 | | 0 | | | | 0 | 0 | 0 | 0 | | | |
| TA01RUN | RUN | 1100H | Double | | | | IDLE2 | Timer Ru | in/Stop contro | l | | | |
| | register | | buffer | | | | 0: Stop | 0: Stop | & Clear | | | | |
| | | | 0: Disable | | | | 1: Operate | 1: Run | (count up) | | | | |
| | | 1102 | 1. Ellable | | | | | | | _ | | | |
| TAOREG | TMRA0 | 110211 | | _ | _ | V | V | - | - | - | | | |
| | register | (Prohibit RMW) | | | | Unde | fined | | | | | | |
| | | 1103H | - | - | - | - | - | - | - | - | | | |
| TA1REG | TMRA1 register | (Drobibit | | • | • | V | V | • | • | | | | |
| | register | (Prohibit RMW) | Undefined | | | | | | | | | | |
| | | | TA01M1 | TA01M0 | PWM01 | PWM00 | TA1CLK1 | TA1CLK0 | TA0CLK1 | TA0CLK0 | | | |
| | | | | | | R/ | W | | | | | | |
| | TMRA01 | | 0 Operation m | 0 | | 0 | | | | | | | |
| TA01MOD | MODE | 1104H | 00. 8-Bit Tin | noue ner Mode | | Ч | 100 TANTRO | | 00. TAOIN in | | | | |
| | register | | 01: 16-Bit Ti | mer Mode | 01: 2 ⁶ | 4 | 01: oT1 | • | 01: oT1 | put | | | |
| | | | 10: 8-Bit PP | G Mode | 10: 2 ⁷ | | 10: oT16 | | 10: | | | | |
| | | | 11: 8-Bit PV | /M Mode | 11: 2 ⁸ | | 11: ∳T256 | | 11: φT16 | | | | |
| | | | | | | | TA1FFC1 | TA1FFC0 | TA1FFIE | TA1FFIS | | | |
| | | RA01 -Flop 1105H ster | | | | | R/ | W | R/ | W | | | |
| TA1FFCR | TMRA01 Flip-Flop Conttol register | | | | | | 1 00: Januar T | | | | | | |
| | | | | | | | 00: INVERT LATEF | | Control for | INVERSION | | | |
| | | | | | | | 10: Clear TA1FF | | inversion | select | | | |
| | | | | | | | 11: Don't ca | re | 0: Disable | 0: TMRA0 | | | |
| | | | | | | | | - | 1: Enable | 1: TMRA1 | | | |
| | | | TA2RDE | | | | I2TA23 | TA23PRUN | TA3RUN | TA2RUN | | | |
| | | | R/W | | | | 0 | | //// | 0 | | | |
| TA23RUN | RUN | 1108H | Double | | | | | U Timer Ru | U un/Ston contro | 0 | | | |
| | register | | buffer | | | | 0: Stop | 0: Stop | & Clear | | | | |
| | | | 0: Disable | | | | 1: Operate | 1: Run | (count up) | | | | |
| | | | 1: Enable | | | | | | 8 | | | | |
| | TMRA2 | 110AH | - | - | - | - | - | - | - | - | | | |
| TAZREG | register | (Prohibit | | | | V | V Gin a d | | | | | | |
| | | RMW) | | | 1 | Unde | innea | 1 | 1 | | | | |
| TA3REG | TMRA3 | IIUBH | - | - | | V | - V | | - | - | | | |
| intone o | register | (Prohibit RMW) | | | | Unde | fined | | | | | | |
| | | | TA23M1 | TA23M0 | PWM21 | PWM20 | TA3CLK1 | TA3CLK0 | TA2CLK1 | TA2CLK0 | | | |
| | | | | _ | | R/ | W | • | | | | | |
| | TMRA23 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| TA23MOD | MODE | 110CH | Operation m | node | PWM cycle | -1 | TMRA3 sour | ce clock | TMRA2 sour | ce clock | | | |
| | register | | 00. 6-BIL 111 | imer Mode | 00. Reserve | a | 00. TAZTKO 01: 4T1 | 2 | 00. TAZIN II 01: 4T1 | iput | | | |
| | | | 10: 8-Bit PP | G Mode | 10: 2 ⁷ | | 10: φT16 | | 10: φT4 | | | | |
| | | | 11: 8-Bit PW | /M Mode | 11: 2 ⁸ | | 11: φT256 | | 11: φT16 | | | | |
| | | | | | | | TA3FFC1 | TA3FFC0 | TA3FFIE | TA3FFIS | | | |
| | | | | | | | R/ | W | R/ | W | | | |
| | TMRA23 | | | | | | 1 | 1 | 0 | 0 | | | |
| TA3FFCR | Flip-Flop | 110DH | | | | | 00: Invert T/ | 43FF EE | IA3FF | I A3FF | | | |
| TA3FFCR | Conttol | 110011 | | | | | 10: Clear T/ | 77 13FE | | select | | | |
| | register | register | | | | | 11: Don't ca | re | 0: Disable | 0: TMRA2 | | | |
| | | | | | | | | | 1: Enable | 1: TMRA3 | | | |
| | | | | - | | | | | - | | | | |

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|--|---------------------|-------------------|------------------------------|----------|-------------|-------|--------------|---------------|----------------------|--------------------|--|--|--|
| Cymbol | Name | 71001000 | , TA4RDE | \sim | \sim | | 12TA45 | Z TA45PRUN | TA5RUN | TA4RUN | | | |
| | | | R/W | | | | 1217(10 | R/ | W | in the ort | | | |
| | TMRA45 | | 0 | | | | 0 | 0 | 0 | 0 | | | |
| TA45RUN | RUN | 1110H | Double | | | | IDI E2 | <u> </u> | , v | <u> </u> | | | |
| | register | | buffer | | | | 0: Stop | Timer Ru | in/Stop contro | I | | | |
| | | | 0: Disable | | | | 1: Operate | 0: Stop | & Clear | | | | |
| | | | 1: Enable | | | | | 1: Run | (count up) | | | | |
| | THEAT | 1112H | - | - | - | - | - | - | - | - | | | |
| TA4REG | register | (Prohibit | | | | V | N | | | | | | |
| | | RMW) | | | | Unde | efined | | | | | | |
| | | 1113H | - | - | - | - | - | - | - | - | | | |
| TA5REG | register | (Prohibit | | | | V | N | | | | | | |
| | | RMW) | Undefined | | | | | | | | | | |
| | | | TA45M1 | TA45M0 | PWM41 | PWM40 | TA5CLK1 | TA5CLK0 | TA4CLK1 | TA4CLK0 | | | |
| | | | | _ | | R | W | | - | | | | |
| | TMRA45 | | 0 | 0 | 0 | 0 | | | | | | | |
| TA45MOD | MODE | 1114H | Operation m | node | PWM cycle | | TMRA5 sou | rce clock | TMRA4 sou | ce clock | | | |
| | register | | 00:8-Bit I in | ner Mode | 00: Reserve | d | 00: 1A41RG | i i | 00: TA4IN In | put | | | |
| | | | 10- 9 Bit DD | | 10.2^{7} | | 01: 011 | | 01: φ11 | | | | |
| | | | 10. 0-Dit FF 11: 8-Bit PM | /M Mode | 11.2 | | 10: 0116 | | 10: 014 | | | | |
| | | | | | · · · · 2 | | ΤΛΕΓΕΟ1 | TAFEFOO | | | | | |
| | | | | | | | | W | | | | | |
| | TMDA45 | IRA45 | | | | | 1 | 1 | 0 | 0 | | | |
| TA5FFCR Flip-Flop Conttol register | Flip-Flop | 444511 | | | | | 00 Invert TA | 5FF | TASEE | TASEE | | | |
| | Conttol register | 1115H | | | | | 01: Set TA5 | FF | Control for | Inversion | | | |
| | | | | | | | 10: Clear TA | 5FF | inversion | select | | | |
| | | | | | | | 11: Don't ca | re | 0: Disable | 0: TMRA4 | | | |
| | | | | | | | | | 1: Enable | 1: TMRA5 | | | |
| | | | TA6RDE | | | | I2TA67 | TA67PRUN | TA7RUN | TA6RUN | | | |
| | | | R/W | | | | ļ | R/ | W | | | | |
| | TMRA67 | 444011 | 0 | | | | 0 | 0 | 0 | 0 | | | |
| TA6/RUN | register | 1118日 | Double | | | | IDLE2 | Timer Ru | un/Stop contro | 1 | | | |
| | | | buffer | | | | 0: Stop | 0: Stop | & Clear | | | | |
| | | | 1: Enable | | | | T. Operate | 1: Run | (count up) | | | | |
| | | 1110 | | _ | _ | _ | _ | _ | _ | - | | | |
| TA6REG | TMRA6 | | | | 1 | V | 1 N/ | | | | | | |
| interte e | register | (Prohibit | | | | Unde | fined | | | | | | |
| | | 111BH | | _ | | - | - | _ | _ | - | | | |
| TA7REG | TMRA7 | TTIDIT | | | 1 1 | V | N | | | | | | |
| | register | (Prohibit RMW) | | | | Unde | efined | | | | | | |
| | | | TA67M1 | TA67M0 | PWM61 | PWM60 | TA7CI K1 | TA7CI K0 | TA6CLK1 | TA6CLK0 | | | |
| | | | | | | R | W | | | | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | TMRA67 | 111CH | Operation m | node | PWM cycle | | TMRA7 sou | rce clock | TMRA6 sou | ce clock | | | |
| TAGTINOD | register | THOM | 00: 8-Bit Tin | ner Mode | 00: Reserve | d | 00: TA6TRG | i | 00: TA6IN in | put | | | |
| | | | 01: 16-Bit Ti | mer Mode | 01: 2° | | 01: | | 01: | | | | |
| | | | 10: 8-Bit PP | G Mode | 10: 2' | | 10: | | 10: | | | | |
| | | | 11: 8-Bit PW | /M Mode | 11:2* | _ | 11: | - | 11: | | | | |
| | | | | | | | TA7FFC1 | TA7FFC0 | TA7FFIE | TA7FFIS | | | |
| | | | | | | | R/ | W | R/ | W | | | |
| | TMRA67 | | | | <u> </u> | | 1 | | | | | | |
| TA7FFCR | Conttol | 111DH | | | | | | A/FF FF | IA/FF Control for | IA/FF Inversion | | | |
| r | Conttol register | gister | | | | | 10. Clear TA | 7FF | inversion | select | | | |
| | | | | | | | 11: Don't ca | re | 0: Disable | 0: TMRA6 | | | |
| | | | | | | | | | 1: Enable | 1: TMRA7 | | | |

(8) 16-bit timer (1/6)

| | 1 | 1 | | | | | | | | |
|--|---|----------------------------|----------------------|----------------------|--------------|----------------|-------------|-------------|----------------------|------------|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | TBORDE | _ | | | I2TB0 | TBOPRUN | | TBORUN |
| | | | R/W | R/W | | | R/W | R/W | | R/W |
| TROPUN | TMRB0 | 1100 | 0 | 0 | | | 0 | 0 | | 0 |
| IBURUN | register | 11801 | Double | Always | | | IDLE2 | Timer Run | Stop control | |
| | - | | Buffer | write "0" | | | 0: Stop | 0: Stop & 0 | Clear | |
| | | | 0: Disable | | | | 1: Operate | 1: Run (co | unt up) | |
| | | | TROCT1 | TROFT1 | TROCROL | TROCPM1 | TROCOMO | TROCLE | | |
| | | | R/ | <u>i ibolii</u> W | W | TBOCFINIT | | R/W | TBUCERT | TBOCERO |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| | | | TB0EE1 inve | | | Conturo timin | ~ | | TMRB0 sour | ce clock |
| | | | triager | 131011 | Software | | y | Up counter | | in input |
| | TMRB0 | 1182H | 0: Disable 1: Enable | | capture | 00: Disable | | 0. Disable | 01: \u00f71 | pat |
| TB0MOD | MODE | (Prohibit | Invert when | Invert when | Control | | sing edge | 1: Enable | 10: _{\$} T4 | |
| | register | RMW) | capture to | match UC0 | conture | | | | 11: φT16 | |
| | | | capture | with | 1: Undefind | | | | | |
| | | | register 1 | TBUKGTH/L | | INIT4 is folli | | | | |
| | | | | | | 11. TA1OUT | | | | |
| | | | | | | INT4 is risir | na edae | | | |
| | | | TB0FF1C1 | TB0FF1C0 | TB0C1T1 | TB0C0T1 | TB0E1T1 | TB0E0T1 | TB0FF0C1 | TB0FF0C0 |
| | | | W | !* | | | | | W | /* |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| TB0FFCR Flip-Flop control register | - | 1183H (Prohibit RMW) | TB0FF0 co | ntrol | TB0FF0 in | version trigge | er | | TB0FF0 co | ntrol |
| | TMRB0 Flip-Flop control register | | 00: Invert | | 0: Disable | 1: Enable | | | 00: Invert | |
| | | | 01: Set | | | | | - | 01: Set | |
| | | | 10: Clear | | Invert when | Invert when | Invert when | Invert when | 10: Clear | |
| | | | 11: Don't ca | are | the UC value | the UC | the UC | the UC | 11: Don't c | are |
| | | | * Always re | ad as "11" | to | loaded in to | with | with | * Always re | ad as "11" |
| | | | | | TB0CP1H/L | TB0CP0H/L | TB0RG1H/L | TB0RG0H/L | | |
| | | 1188H | - | _ | _ | - | _ | _ | _ | - |
| TB0RG0L | TMRB0 register 0 Low | (Prohibit | | | | v | V | | | |
| | regiotor o zon | RMW) | | | | Unde | efined | | | |
| | | 1189H | _ | _ | _ | _ | _ | _ | _ | _ |
| TB0RG0H | TMRB0 register 0 High | (Drohihit | | - | • | v | V | - | • | <u>.</u> |
| | regiotor e riigri | RMW) | | | | Unde | efined | | | |
| | | 118AH | - | _ | - | - | _ | - | _ | - |
| TB0RG1I | TMRB0 | 110/11 | | | | v | V | | | |
| | register 1 Low | (Prohibit RMW) | | | | Linde | fined | | | |
| | | | | | 1 | | | - | | |
| TROPONIU | TMRB0 | 118BH | - | — | l – | <u> </u> | <u> </u> | - | — | |
| IDUKGIN | register 1 High | (Prohibit | | | | V | V | | | |
| | | RMW) | | | 1 | Unde | etinea I | 1 | | 1 |
| | TMRB0 | | _ | - | - | <u> </u> | <u> </u> | | _ | |
| TB0CP0L | Capture | 118CH | | | | ŀ | ۲ | | | |
| | register o Low | | | | | Unde | efined | | | |
| | | | _ | _ | _ | _ | _ | _ | _ | _ |
| TB0CP0H | Capture | 118DH | | • | 1 | , F | 2 | | | |
| | register 0 High | | | | | Unde | efined | | | |
| | | | _ | _ | _ | - | _ | - | _ | _ |
| TB0CP1I | TMRB0 Capture | 118FH | | | • | F | २ | | | |
| | register 1 Low | I IOLII | | | | | | | | |
| | | | | | | Unde | | | | |
| 75005411 | TMRB0 | | - | - | - | - | - | - | - | - |
| TB0CP1H | Capture register 1 High | re 118FH | | | | F | २ | | | |
| | register 1 High | egister 1 High | | | | Unde | etined | | | |

16-bit timer (2/6)

| TB1RUN TMRB1 RUN register 1190H TB1RDE - 12TB1 TB1PRUN 0 0 0 0 0 0 0 Double Buffer (C) Disable Always write "0" IDLE2 0: Stop 1: Operate Timer Run/Stop cor 0: Stop & Clear | TB1RUN R/W | | | | | | | | |
|---|----------------|--|--|--|--|--|--|--|--|
| TB1RUN TMRB1 RUN register R/W R/W R/W 1190H 0 0 0 0 Double Buffer 0: Disable Always write "0" IDLE2 0: Stop 1: Operate Timer Run/Stop cor 0: Stop & Clear | R/W | | | | | | | | |
| TB1RUN TMRB1 RUN register 0 0 0 1190H Double Buffer 0: Disable Always write "0" IDLE2 0: Stop 1: Operate Timer Run/Stop cor 0: Stop & Clear | | | | | | | | | |
| ID INCOM Roin ITSOF Double Always IDLE2 Timer Run/Stop coi Buffer 0: Disable 0: Disable 0: Stop 0: Stop & Clear | 0 | | | | | | | | |
| Butter Write "0" U: Stop 0: Stop & Clear | trol | | | | | | | | |
| | | | | | | | | | |
| 1: Enable | | | | | | | | | |
| TB1CT1 TB1ET1 TB1CP0I TB1CPM1 TB1CPM0 TB1CLE TB1CL | TB1CLK0 | | | | | | | | |
| R/W W R/W | | | | | | | | | |
| | | | | | | | | | |
| IBIFFI INVERSION Software Cature timing Up counter | | | | | | | | | |
| TMRB1 1192H 0: Disable 1: Enable control 00: Disable 01: Disable 01: 01: 01: 01: 01: 01: 01: 01: 01: 01: | to pin input | | | | | | | | |
| IB1MOD MODE (Prohibit Invert when Invert when 0: Software 01:TB1IN0 t, TB1IN1 t 1: Enable 10: oT4 | | | | | | | | | |
| RMWV) capture to match UC1 capture INT6 is rising edge | | | | | | | | | |
| Capture TB1RG1H/L 1: Undefined 10: TB1IN0↑, TB1IN0↓ | | | | | | | | | |
| INT6 is falling edge | | | | | | | | | |
| | | | | | | | | | |
| | C1 TB1FF0C0 | | | | | | | | |
| W* R/W | W* | | | | | | | | |
| | 1 | | | | | | | | |
| TB1FF0 inversion trigger TB1FF1 | control | | | | | | | | |
| TB1FFCR Flip-Flop control (Prohibit 00: Invert 0: Disable 1: Enable 00: Invert 01: Set | n | | | | | | | | |
| register RMW) 01: Set Invert when Invert when Invert when Invert when 10: Cle | ır | | | | | | | | |
| 10: Clear the UC value the UC the UC the UC 11: Don't care is leaded in value in matches matches | 't care | | | | | | | | |
| * Always read as "11" to loaded in to with with | s read as "11" | | | | | | | | |
| TB1CP1H/L TB1CP0H/L TB1RG1H/L TB1RG0H/L | | | | | | | | | |
| | - | | | | | | | | |
| TBTRGOL register 0 Low (Prohibit | | | | | | | | | |
| | | | | | | | | | |
| TB1RG0H | | | | | | | | | |
| RMW) Undefined | | | | | | | | | |
| 119AH <u></u> | _ | | | | | | | | |
| TB1RG1L TMRB1 W | | | | | | | | | |
| RMW) Undefined | | | | | | | | | |
| 119BH | _ | | | | | | | | |
| TB1RG1H register 1 High (Prohibit | | | | | | | | | |
| RMW) Undefined | - î | | | | | | | | |
| | - | | | | | | | | |
| IBICPOL Capture 119CH R | | | | | | | | | |
| Undefined | 1 | | | | | | | | |
| | - | | | | | | | | |
| register 0 High | | | | | | | | | |
| | _ | | | | | | | | |
| TMRB1 TB1CP1I Capture 119FH R | | | | | | | | | |
| register 1 Low Undefined | Undefined | | | | | | | | |
| | _ | | | | | | | | |
| TB1CP1H Capture 119FH R | : | | | | | | | | |
| register 1 High | | | | | | | | | |

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|-----------|---|--|-------------------------|-------------|--------------|--------------------|-------------------|-------------------|--------------|------------|--|
| | | | TB2RDE | _ | | | I2TB2 | TB2PRUN | | TB2RUN | |
| | | | R/W | R/W | | | R/W | R/W | | R/W | |
| | TMRB2 | | 0 | 0 | | | 0 | 0 | | 0 | |
| TB2RUN | RUN register | 11A0H | Double | Always | | | IDLE2 | Timer Run | Stop control | | |
| | - 3 | | Buffer | write "0" | | | 0: Stop | 0: Stop & 0 | Clear | | |
| | | | 0: Disable 1: Enable | | | | 1: Operate | 1: Run (co | unt up) | | |
| | | | TB2CT1 | TB2ET1 | TB2CP0I | TB2CPM1 | TB2CPM0 | TB2CLE | TB2CLK1 | TB2CLK0 | |
| | | | R/ | W | W | | 1 | R/W | | .1 | |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | | | TB2FF1 inve | ersion | Software | Capture timing | | Up counter | TMRB2 sour | ce clock | |
| | TMDD2 | 11A2H | trigger | | capture | 00: Disable | | control | 00: TB2IN0 p | oin input | |
| TB2MOD | MODE register | (Prohibit | 0. Disable | I. Ellable | control | INT8 is risir | ng edge | 0: Disable | 10: φT4 | | |
| | | RMW) | capture to | match UC2 | 0: Software | 01: TB2IN0 1, T | ſB2IN1 ↑ | 1: Enable | 11: φT16 | | |
| | | | capture | with | 1: Undefined | INT8 is rising | edge | | | | |
| | | | register 2 | ID2RGIN/L | | INT8 is falling | | | | | |
| | | | | | | 11: TA3OUT↑, | TA3OUT ↓ | | | | |
| | | | | | | INT8 is rising | edge | | | | |
| | | | TB2FF1C1 | TB2FF1C0 | TB2C1T1 | TB2C0T1 | TB2E1T1 | TB2E0T1 | TB2FF0C1 | TB2FF0C0 | |
| | | | W | /* | 0 | R/ | /W | 0 | V | /* | |
| | | MRB2 11A3H ip-Flop Introl (Prohibit gister RMW) | 1 | I | TB2EE0 i | U nversion tria | | 0 | TB2EE0.co | ntrol | |
| | TMRB2 Flip-Flop control register | | TB2FF1 co | ntrol | 0. Disable | 1. Enable | yei | | 00: Invert | | |
| TB2FFCR | | | 00: Invert | | | | , | - | 01: Set | | |
| | | | 01: Set 10: Clear | | Invert when | Invert when | Invert when | Invert when | 10: Clear | | |
| | | | 11: Don't ca | are | the UC value | the UC value is | the UC matches | the UC matches | 11: Don't c | are | |
| | | | * Always re | ead as "11" | to | loaded in to | with | with | * Always re | ad as "11" | |
| | | | - | | TB2CP1H/L | TB2CP0H/L | TB2RG1H/L | TB2RG0H/L | | | |
| TRADON | TMRB2 | 11A8H | - | - | - | - | - | - | - | | |
| IB2RG0L | register 0 Low | (Prohibit RMW) | Undefined | | | | | | | | |
| | | 11A9H | _ | _ | _ | - | _ | _ | _ | _ | |
| TB2RG0H | TMRB2 register 0 High | (Prohibit | | | | | Ň | | | | |
| | regiotor e riigir | RMW) | | | | Unde | efined | - | | | |
| | TMDP2 | 11AAH | _ | _ | _ | <u> </u> | | _ | _ | | |
| TB2RG1L | register 1 Low | (Prohibit | | | | \ | /V | | | | |
| | | | | | I | Unde | elinea | - | | 1 | |
| TB2RG1H | TMRB2 | TIABH | _ | _ | - | <u> </u> | // | <u> </u> | _ | | |
| 1021(CIII | register 1 High | (Prohibit RMW) | | | | Unde | efined | | | | |
| | | | _ | _ | _ | - | - | - | _ | - | |
| TB2CP0I | TMRB2 Capture | 11ACH | | 1 | : | : [| R | : | | | |
| 10201 02 | register Low | | | | | Unde | efined | | | | |
| | | | _ | _ | _ | _ | _ | _ | _ | _ | |
| TB2CP0H | TMRB2 Capture | 11ADH | | | | | R | | | <u>.</u> | |
| | register 0 High | | | | | Unde | efined | | | | |
| | | | _ | _ | _ | _ | _ | _ | _ | _ | |
| TB2CP1L | Capture | 11AEH | | | | I | R | | | | |
| | register 1 Low | | | | | Unde | efined | | | | |
| | TMRB2 Capture 11AFH register 1 High | - | _ | - | - | - | _ | _ | — | | |
| TB2CP1H | | 32 ure 11AFH | | | | | R | | | | |
| | | | | | | Unde | efined | | | | |

16-bit timer (4/6)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|----------------------------------|----------------------------|----------------------|-------------|-------------------------|------------------------|-------------------|----------------|--------------------------|------------|--|
| | | | TB3RDE | _ | | | I2TB3 | TB3PRUN | | TB3RUN | |
| | | | R/W | R/W | | | R/W | R/W | | R/W | |
| | TMRB3 | | 0 | 0 | | | 0 | 0 | | 0 | |
| TB3RUN | RUN | 11B0H | Double | Always | | | IDLE2 | Timer Run | /Stop control | | |
| | regiotor | | Buffer | write "0" | | | 0: Stop | 0: Stop & 0 | Clear | | |
| | | | 0: Disable | | | | 1: Operate | 1: Run (co | unt up) | | |
| | | | TB3CT1 | TB3FT1 | TB3CP0I | TB3CPM1 | TB3CPM0 | TB3CLE | | TB3CLK0 | |
| | | | R/ | W | W | | | R/W | TESOLICI | TESOLINO | |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| | | | TB3FF1 inve | ersion | Software | Capture timin | a | Llo counter | TMRB3 sour | ce clock | |
| | | 11000 | trigger | | capture | 00: Disable | 5 | control | 00: TB3IN0 p | oin input | |
| | TMRB3 MODE register | | 0: Disable | 1: Enable | control | INTA is risir | na edae | 0. Disable | 01: φT1 | | |
| TEOMOE | | (Prohibit RMW) | Invert when | Invert when | 0: Software | 01:TB3IN0 ↑ , TI | B3IN1 ↑ | 1: Enable | 10. φ14 11: φT16 | | |
| | | , | capture to | with | capture 1: Undefined | INTA is rising edge | | | | | |
| | | | register 3 TB3RG1H/L | | 1. Ondenned | 10: TB3IN0↑, TB3IN0↓ | | | | | |
| | | | | | | INTA is falling | edge | | | | |
| | | | | | | 11: TA3OUT ↑, TA3OUT ↓ | | | | | |
| | | | TB3FF1C1 | TB3EE1C0 | TB3C1T1 | TB3C0T1 | g edge TB3F1T1 | TB3E0T1 | TB3EE0C1 | TB3EE0C0 | |
| | | | W | /* | 1000111 | R/ | W | IDOLOTT | W | /* | |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | | 11B3H (Prohibit RMW) | TP2EE1 oo | ntrol | TB3FF0 inv | inversion trigger | | | TB3FF0 control | | |
| TB3FFCR | Flip-Flop control register | | 1B3FF1 C0 | nuor | 0: Disable | 1: Enable | | | 00: Invert | | |
| | | | 00. Invent | | Invert when | Invert when | Invert when | Invert when | _ 01: Set 10: Clear | | |
| | -5 | , | 10: Clear | | the UC value | the UC | the UC | the UC | 10. Clear 11: Don't c | are | |
| | | | 11: Don't ca | are | is loaded in | value is | matches | matches | * Alwavs re | ad as "11" | |
| | | | * Always re | ead as "11" | to | loaded in to | with | with | | | |
| | | 11B8H | _ | _ | - | - | - | - | _ | _ | |
| TB3RG0L | TMRB3 | (During) | | | | <u>ا</u> | N | | | | |
| | register o Low | (Prohibit RMW) | Undefined | | | | | | | | |
| | | 11B9H | - | - | - | - | - | - | _ | - | |
| TB3RG0H | register 0 High | (Prohibit | | W | | | | | | | |
| | | RMW) | | | | Unde | efined | | | | |
| | | 11BAH | - | - | - | - | - | - | - | - | |
| TB3RG1L | TMRB3 register 1 Low | (Prohibit | | | | N | N | | | | |
| | - | RMW) | | | | Unde | efined | | | | |
| | THIDDO | 11BBH | _ | _ | _ | _ | _ | - | _ | _ | |
| TB3RG1H | register 1 High | (Prohibit | | | | ١ | N | | | | |
| | | RMW) | | î | 1 | Unde | efined | | 1 | 1 | |
| | TMRB3 | | - | _ | - | - | _ | - | _ | - | |
| TB3CP0L | Capture register 0 Low | 11BCH | | | | | R | | | | |
| | register o Low | | | | | Unde | efined | | | | |
| | TMRB3 | | _ | _ | _ | — | _ | – | _ | _ | |
| TB3CP0H | Capture register 0 High | 11BDH | | | | I | R . | | | | |
| | | | | 1 | | Unde | efined | • | - | | |
| | TMRB3 | | - | - | - | - | | - | - | | |
| TB3CP1L | Capture register 1 Low | 11BEH | R | | | | | | | | |
| | | | Undefined | | | | | | | | |
| TRACEAU | TMRB3 | | _ | - | - | - | | - | _ | - | |
| TB3CP1H | Capture register 1 High | 11BFH | | | | | K | | | | |
| | | | | | | Unde | ennea | | | | |

16-bit timer (5/6)

| | | | 1 | | r | | | | | - | | |
|---------|----------------------|-------------------|----------------------|-------------|--------------|-------------------------|-------------|--------------|---------------|------------|--|--|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | | TB4RDE | - | | | I2TB4 | TB4PRUN | | TB4RUN | | |
| | | | R/W | R/W | | | R/W | R/W | | R/W | | |
| | TMRB4 | | 0 | 0 | | | 0 | 0 | | 0 | | |
| TB4RUN | RUN | 11C0H | Daubla | Abusus | | | | Time or Dure | /Ctan aantral | | | |
| | register | | Double | Always | | | IDLE2 | Timer Run | Stop control | | | |
| | | | Dullel 0: Diachla | write "0" | | | 1: Operate | 0: Stop & 0 | Clear | | | |
| | | | 1: Enable | | | | 1. Operate | 1: Run (co | unt up) | | | |
| | | | | | | | TRACOMO | | | TRACINO | | |
| | | | | | I B4CPUI | T D4CPIVIT | | | ID40LNI | I D4CLKU | | |
| | | | R/ | VV . | VV | | | R/W | | | | |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| | | 11C2H | TB4FF1 inv | ersion | Software | Capture timing | g | Up counter | TMRB4 sour | ce clock | | |
| TB4MOD | MODE register | | trigger | | capture | 00 [.] Disable | | control | 00: Reserved | 1 | | |
| _ | | (Prohibit RMW) | 0: Disable | 1: Enable | control | 01: Reserved | | 0. Disable | 01: | | | |
| | | ((vivv)) | Invert when | Invert when | 0. Software | 10: Reconved | | 1: Enable | 10: φT4 | | | |
| | | | capture to | match UC4 | capture | | | | 11:0116 | | | |
| | | | capture | with | 1: Undefined | 11. 145001 | I, TASOUT ‡ | | | | | |
| | | | register 4 | IB5RG1H/L | | | | | | | | |
| | | | TB4FF1C1 | TB4FF1C0 | TB4C1T1 | TB4C0T1 | TB4E1T1 | TB4E0T1 | TB4FF0C1 | TB4FF0C0 | | |
| | | | V | /* | | R/ | Ŵ | - | N | /* | | |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | | |
| | | икв4 11C3H | | - | TB4FF0 inv | /ersion triaae | er | - | TB4FF0 co | ntrol | | |
| | TMRB4 | | TB4FF1 co | ntrol | 0. Disable | 1. Enable | | | 00. Invert | | | |
| TB4FFCR | FIIP-FIOP control | (Prohibit | 00: Invert | 00: Invert | | | | | 01: Set | | | |
| | register | RMW) | 01: Set | | Invert when | Invert when | Invert when | Invert when | 10: Clear | | | |
| | 0 | , | 10: Clear | | the UC value | the UC | the UC | the UC | 11: Don't c | are | | |
| | | | 11: Don't c | are | is loaded in | value is | matches | matches | | ad as "11" | | |
| | | | * Always re | ead as "11" | to | loaded in to | with | with | * Always le | | | |
| | | | | | TB4CP1H/L | TB4CP0H/L | TB4RG1H/L | TB4RG0H/L | | | | |
| | | 11C8H | _ | _ | - | - | _ | l – | _ | - | | |
| TB4RG0L | TMRB4 | /RB4 | | - | • | \ | N | - | | | | |
| | register 0 Low | (Prohibit RMW) | | | | Linde | fined | | | | | |
| | | 110011 | | | 1 | Unue | | 1 | | 1 | | |
| | TMRB4 | псэн | _ | _ | - | <u> </u> | | - | _ | | | |
| 1B4RG0H | register 0 High | (Prohibit | | | | \ | <u>v</u> | | | | | |
| | | RMW) | | - | | Unde | efined | | - | | | |
| | | 11CAH | _ | | - | - | - | | - | - | | |
| TB4RG1L | TMRB4 | | | | | N | N | | | | | |
| | register i Low | (Prohibit RMW) | l la de Corre el | | | | | | | | | |
| | | , | | | | Unde | lineu | | | | | |
| | | 11CBH | - | - | _ | - | _ | — | _ | - | | |
| TB4RG1H | register 1 High | (Prohibit | | | | N | N | | | | | |
| | | RMW) | | | | Unde | efined | | | | | |
| | | | _ | _ | _ | - | _ | _ | _ | _ | | |
| | TMRB4 | 11000 | | • | | | 2 | - | | , | | |
| ID40F0L | register 0 Low | пссп | | | | | | | | | | |
| | 0 | | | | | Unde | efined | | | | | |
| | | | _ | _ | _ | _ | _ | _ | _ | _ | | |
| TB4CP0H | Capture | 11CDH | | | | | २ | | | | | |
| | register 0 High | | | | | Unde | fined | | | | | |
| | | | _ | _ | _ | | _ | _ | _ | _ | | |
| | TMRB4 | | _ | I – | I – | · - | | . – | _ | | | |
| TB4CP1L | Capture | 11CEH | R | | | | | | | | | |
| | register I LOW | | | | | Unde | efined | | | | | |
| | | | | | _ | _ | | | _ | | | |
| TB4CP1H | TMRB4 | IRB4 | | . – | | | | . – | _ | | | |
| | register 1 High | 110111 | | | | ا | \ fined | | | | | |
| | register 1 High | register 1 High | 1 | | | Unde | mea | | | | | |

16-bit timer (6/6)

| | | | | | | | | | | - | | |
|---------|---|--|----------------|-------------|--------------|------------------------|-------------|--------------|---------------------|------------|--|--|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | | TB5RDE | _ | | | I2TB5 | TB5PRUN | | TB5RUN | | |
| | | | R/W | R/W | | | R/W | R/W | | R/W | | |
| | TMRB5 | | 0 | 0 | | | 0 | 0 | | 0 | | |
| TB5RUN | RUN | 11D0H | Daubla | Alwaya | | | | Time or Dure | /Ctan aantral | | | |
| | register | | Buffor | Always | | | 0: Stop | Timer Run | | | | |
| | | | | write 0 | | | 1: Operate | 0: Stop & 0 | Clear | | | |
| | | | 1: Enable | | | | 1. Operate | 1: Run (co | unt up) | | | |
| | | | TB5CT1 | TB5ET1 | TB5CP0I | TB5CPM1 | TRSCPMO | TB5CLE | TB5CLK1 | TB5CLK0 | | |
| | | | DUCTI D | | W | | | | TDSOLICI | TESOLINO | | |
| | | | 0 | 0 | 1 | 0 | 0 | | 0 | 0 | | |
| | | | | . 0 | | 0 | 0 | 0 | U | | | |
| | TMRB5 | 11D2H | TB5FF1 inve | ersion | Software | Capture timin | g | Up counter | TMRB5 SOUR | CIOCK | | |
| TB5MOD | MODE register | (Prohibit | trigger | 4. Exable | capture | 00: Disable | | control | 00: Reserved | 1 | | |
| | | RMW) | U: Disable | | control | 01: Reserved | | 0: Disable | 01:φ11 10:↓T4 | | | |
| | | | Invert when | Invert when | 0: Software | 10: Reserved | | 1: Enable | 10. φ14 11· φT16 | | | |
| | | | capture to | match UC5 | capture | 11: TA5OUT | Ì, TA5OUT↓ | | 11.4110 | | | |
| | | | capture | TB5RG1H/L | 1: Undefined | | | | | | | |
| | | | register 5 | | | | | | | | | |
| | | | TB5FF1C1 | IB5FF1C0 | IB5C111 | IB5C011 | [B5E1 1 | IB5E011 | IB5FF0C1 | IB5FF0C0 | | |
| | | | V | /* | | R/ | Ŵ | | N | /* | | |
| | | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | | |
| | TMPB5 | MRB5 11D3H ip-Flop pntrol (Prohibit gister RMW) | TB5EE1 control | | TB5FF0 inv | 5FF0 inversion trigger | | | TB5FF0 co | ntrol | | |
| TREECR | Flip-Flop | | | introl | 0: Disable | 1: Enable | | | 00: Invert | | | |
| IBSFFCK | control register | | 00: Invert | | | I | i | I | 01: Set | | | |
| | | | 10: Clear | | Invert when | Invert when | Invert when | Invert when | 10: Clear | | | |
| | | | 10. Clear | aro | the UC value | the UC | the UC | the UC | 11: Don't ca | are | | |
| | | | | | is loaded in | Value is | matches | matches | * Always re | ad as "11" | | |
| | | | * Always re | ead as TT | | | | | | | | |
| | | | | _ | | | | | _ | _ | | |
| | TMRB5 | ПРОП | | _ | _ | | | _ | _ | | | |
| IBSRGUL | register 0 Low | .ow (Prohibit RMW) | | | | N N | W | | | | | |
| | | | | - | | Unde | efined | | | | | |
| | TMDDE | 11D9H | _ | _ | _ | _ | _ | _ | _ | _ | | |
| TB5RG0H | register 0 High | (Prohibit | | | | N | N | | | | | |
| | 0 0 | RMW) | | | | Unde | efined | | | | | |
| | | | - | - | - | - | - | - | - | _ | | |
| | TMRB5 | HDAH | | - | • | | N | - | - | | | |
| IDSKUIL | register 1 Low | (Prohibit | vv | | | | | | | | | |
| | | RMW) | | | | Unde | efined | | | | | |
| | | 11DBH | - | _ | - | - | _ | _ | _ | - | | |
| TB5RG1H | TMRB5 | (5.111) | | - | | | Ň | | | | | |
| | register i riigii | (Prohibit RMW) | | | | Unde | efined | | | | | |
| | | , | _ | _ | _ | _ | _ | I _ | _ | _ | | |
| | TMRB5 | | | | | | 2 | | | | | |
| TB5CP0L | Capture | 11DCH | | | | | ۲ | | | | | |
| | register o Low | | | | | Unde | efined | | | | | |
| | - | | _ | _ | _ | _ | _ | _ | _ | _ | | |
| TB5CP0H | TMRB5 Capture | 11DDH | | | I | · | 2 | | | <u> </u> | | |
| | register 0 High | 110011 | | | | Linde | fined | | | | | |
| | | | | 1 | 1 | | | 1 | | 1 | | |
| | TMRB5 | | | I – | ı – | ı – | <u> </u> | <u> </u> | _ | <u> </u> | | |
| TB5CP1L | Capture | 11DEH | R | | | | | | | | | |
| | register 1 Low | | Undefined | | | | | | | | | |
| l | | | | 1 | 1 | 1 | | I | | 1 | | |
| | TMRB5 Capture 11DFH register 1 High | | _ | - | I – | <u> </u> | | - | — | <u> </u> | | |
| 1BOCHIH | | ipture 11DFH | | | | | <u> </u> | | | | | |
| | | register 1 High | 1 | | | Unde | etined | | | | | |

(9) Pattern Generator

| PG03 PG02 PG01 PG00 SA03 SA02 | SA01 | SA00 | | | |
|---|--|--------------------|--|--|--|
| W F | R/W | | | | |
| | lefined | | | | |
| PGOREG register (Prohibit Pattern generation 0 (PG0) output latch register Shift alternate register 0 | Shift alternate register 0 | | | | |
| RMW) (PG0 can be read by reading the for the PG mode (4-bit v | for the PG mode (4-bit write) register | | | | |
| (port (PL) that is assigned to PG) | | | | | |
| PG13 PG12 PG11 PG10 SA13 SA12 | SA11 | SA10 | | | |
| 1461H W F | R/W | | | | |
| PG1REG PG1 0 0 0 0 Und | lefined | | | | |
| register register Pattern generation 1 (PG1) output latch register Shift alternate register 1 | | | | | |
| (PG1 can be read by reading the for the PG mode (4-bit v | vrite) register | | | | |
| (port (PL) that is assigned to PG) | - | | | | |
| PAT1 CCW1 PG1M PG1TE PAT0 CCW0 | PG0M | PG0TE | | | |
| R/W | 2 | · | | | |
| | 0 | 0 | | | |
| PG1 write PG1 PG1 mode PG1 PG0 write PG0 write | PG0 mode | PG0 trigger | | | |
| PG0,1 PG0,1 (1.2 ctanon) trigger mode mode mode mode mode mode mode mode | (Excitation) | 0. Disable | | | |
| PGUTCR Control 1402H 1:4-bit write 0:Normal excitation enable 1:4-bit write 1:4-bit write | excitation | 1: Enable | | | |
| rotation or 0: Disable | or | | | | |
| 1: Reverse 2 Step 1: Enable | 2 step | | | | |
| | 1: 1 to 2 | | | | |
| step | step | | | | |
| excitation | excitation | | | | |
| | PG1T | PG0T | | | |
| | R | 2/W | | | |
| | 0 | 0 | | | |
| PG0.1 | PG1 shift | PG0 shift | | | |
| PG01CR2 Control2 1464H | trigger | trigger | | | |
| register | trigger | trigger | | | |
| | (TMRA23) | (TMRA01) | | | |
| | 1:16-bit timer | 1:16-bit timer | | | |
| | trigger (TMRB1) | trigger (TMRB0) | | | |

⁽¹⁰⁾ High Speed SIO (1/6)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|---|---------|---|---|--|-------------------|---|--|--|---|
| | | | | XEN0 | | | | CLKSEL02 | CLKSEL01 | CLKSEL00 |
| | | | | R/W | | | | | R/W | |
| | | | | 0 | | | | 1 | 0 | 0 |
| | | C00H | | SYSCK 0:disable 1:enable | | | | Select baud r 000:Reserved 001:fsys/2 010:fsys/4 011:fsys/8 | ate 100:fsys/16 101:fsys/32 110:fsys/64 111:Reserv | 2 L |
| | High Speed Serial | | LOOPBACK0 | MSB1ST0 | DOSTAT0 | | TCPOLO | RCPOL0 | | |
| HSC0MD | Channel 0 | | | R/W | | | 101 020 | R/ | W | REINVO |
| | register | | 0 | 1 | 1 | | 0 | 0 | 0 | 0 |
| | | C01H | LOOPBACK teset mode 0:disable 1:enable | Start bit for transmit/rec eive 0:LSB 1:MSB | HSS00 pin (no transmit) 0:fixed to "0" 1:fixed to "1" | | Synchrono us clock edge during transmitting 0: fall 1: rise | Synchrono us clock edge during receiving 0: fall 1: rise | Invert data During transmittin g 0: disable 1: enable | Invert data During receiving 0: disable 1: enable |
| | | | - | - | UNIT160 | | | ALGNEN0 | RXWEN0 | RXUEN0 |
| | | | | R/W | | | | | R/W | |
| | | C02H | 0 | 1 | 0 | | | 0 | 0 | 0 |
| | High Speed | CU2H | Always write "0" | Always write "1" | Data length 0: 8bit 1: 16bit | | | Full duplex allgnment 0:disable 1:enable | Sequential receive 0:disable 1:enable | Receive UNIT 0:disable 1:enable |
| HSC0CT | Serial Channel 0 | | CRC16_7_B0 | CRCRX_TX_B0 | CRCREST_B0 | $\langle \rangle$ | | \langle | DMAERFW0 | DMAERFR0 |
| | control | | | R/W | | | | | R/ | W |
| | register | | 0 | 0 | 0 | | | | 0 | 0 |
| | | С03Н | CRC select 0:CRC7 1:CRC16 | CRC data 0:Transmit 1:Receive | CRC calculate register 0:Reset 1:Release Reset | | | | Micro DMA 0: Disable 1: Enable | Micro DMA 0: Disable 1: Enable |
| | | | | | | | TEND0 | REND0 | RFW0 | RFR0 |
| | | | | | | | | F | <u> </u> | |
| HSCOST | High Speed Serial Channel 0 status register | C04H | | | | | 1 Transmitting 0: operation 1: no operation | 0 Receive Shift register 0: no data 1: exist data | 1 Transmit buffer 0: untransmitted data exist 1: no untransmitted data | 0 Receive buffer 0: no valid data 1: valid data exist |
| | | | | | | | | | | |
| | | C05H | | L | L | | | | L | |
| | | | | | | | | | | |
| | | | CRCD007 | CRCD006 | | | CPCD003 | | | |
| | | | | 5110000 | | 51102004 | R | 01100002 | | 51102000 |
| | High Speed | C06H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | | | CRC ca | alculation res | ult load regis | ter [7·0] | | |
| HSC0CR | Channel 0 CRC | | CRCD015 | CRCD014 | CRCD013 | CRCD012 | CRCD011 | CRCD010 | CRCD009 | CRCD008 |
| | register | 0071 | | | | | R | | | |
| | | C0/H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | CRC ca | Iculation resu | ult load regist | er [15:8] | | |

| | nigin Opecca | | / | | | | | | | |
|------------------------------|---|---------|----------|----------|----------|----------|--|--|---|---|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | TENDIS0 | RENDIS0 | RFWIS0 | RFRIS0 |
| | | | | | | | | R/ | Ŵ | |
| | | | | | | | 0 | 0 | 0 | 0 |
| Symbol M HSCOIS HSCOWE | High Speed Serial | C08H | | | 0 | 0 | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt |
| HSCOIS | Channel 0 interrupt status register | | | | ~ | | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear |
| | | | | | | | | | | |
| | | COOH | | | | | | | | |
| | | 00011 | | | | | | | | |
| | | | 1 | | | | | | | |
| | | | | | | | TENDWE0 | RENDWE0 | RFWWE0 | RFRWE0 |
| | | | | | | | | R/ | Ŵ | |
| | | | | | l | <u> </u> | 0 | 0 | 0 | 0 |
| HSCOWE | Serial Channel 0 interrupt | COAH | | | | | Clear HSC0IS <tendis0></tendis0> | Clear HSC0IS <rendis0></rendis0> | Clear HSC0IS <rfwis0></rfwis0> | Clear HSC0IS <rfris0></rfris0> |
| HOUGHL | status write | | | | | | 1:enable | 1:enable | 1:enable | 1:enable |
| | enable | | | \sim | | | | | | |
| | register | 000011 | | | | | | | | |
| | | COBH | | | | | | | | |
| | | | | | | 5 | | | 3 | |
| | | | <u> </u> | <u> </u> | <u> </u> | \sim | TENDIE0 | RENDIE0 | RFWIE0 | RFRIE0 |
| | | | | | | | | R/ | W | |
| | | 00011 | | | | | 0 | 0 | 0 | 0 |
| HSC0IE | High Speed Serial Channel 0 interunt | COCH | | | | | TEND0 interrupt 0:Disable | REND0 interrupt 0:Disable | RFW0 interrupt 0:Disable | RFR0 interrupt 0:Disable |
| | enable | | | <u> </u> | <u> </u> | <u> </u> | | 1:Enable | 1:Enable | 1:Enable |
| | register | | | | | | | | | |
| | | CODH | | | | | | | | |
| | | | | | 1 | | | | | |
| | | | <hr/> | _ | | _ | | | | |
| | | | | | | | TENDIR0 | RENDIR0 | RFWIR0 | RFRIR0 |
| | | | | | ļ | | | F | 2 | |
| | | C0EH | | | ļ | | 0 | 0 | 0 | 0 |
| HSC0IR | Serial Channel 0 interupt | | | | | | TEND0 interrupt 0:none 1:generate | REND0 interrupt 0:none 1:generate | RFW0 interrupt 0:none 1:generate | RFR0 interrupt 0:none 1:generate |
| | request register | | | \sim | | | | | | |
| | | | | | | | | | | |
| | | COFH | | | ĺ | 5 | | | | |
| | | | | | 1 | | | | | |

High Speed SIO (2/6)

| | 0 1 | , , | | | | | | | | |
|---------|----------------|-------|--------|--------|--------|---------------|-----------------|--------|--------|--------|
| | | | TXD007 | TXD006 | TXD005 | TXD004 | TXD003 | TXD002 | TXD001 | TXD000 |
| | | C10H | | | | R | /W | | | , |
| | High Speed | CIUH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Цесотр | Serial | | | | Tr | ansmission d | lata register | [7:0] | | |
| HSCOID | transmission | | TXD015 | TXD014 | TXD013 | TXD012 | TXD011 | TXD010 | TXD009 | TXD008 |
| | data register | C11U | | , | | | R | | ., | , |
| | | СПП | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Tra | Insmission da | ata register [| 15:8] | | |
| | | | RXD007 | RXD006 | RXD005 | RXD004 | RXD003 | RXD002 | RXD001 | RXD000 |
| | | C10U | | | | | R | | | |
| | High Speed | CIZH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| HSCOPD | Serial | | | | | Receive data | a register [7:0 | 0] | | |
| HISCORD | receiving | | RXD015 | RXD014 | RXD013 | RXD012 | RXD011 | RXD010 | RXD009 | RXD008 |
| | data register | C12L | | | | | R | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | Receive data | register [15: | 8] | | |
| | | | TSD007 | TSD006 | TSD005 | TSD004 | TSD003 | TSD002 | TSD001 | TSD000 |
| | | C14L | | | | | R | | | |
| | High Speed | 0140 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| несоте | Channel 0 | | | | Tra | ansmit data s | shift register | [7:0] | | |
| 1100010 | transmit data | | TSD015 | TSD014 | TSD013 | TSD012 | TSD011 | TSD010 | TSD009 | TSD008 |
| | Shint register | C15H | | | | | R | | | |
| | | CIGIT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Tra | insmit data s | hift register [| 15:8] | | |
| | | | RSD007 | RSD006 | RSD005 | RSD004 | RSD003 | RSD002 | RSD001 | RSD000 |
| | | C16L | | | | | R | | | |
| | High Speed | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | | | Re | eceive data s | hift register [| 7:0] | | |
| H3CUK3 | receive data | | RSD015 | RSD014 | RSD013 | RSD012 | RSD011 | RSD010 | RSD009 | RSD008 |
| | shift register | 04711 | | | | | R | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Re | ceive data sl | nift register [| 15:81 | | |

High Speed SIO (3/6)

High Speed SIO (4/6)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---------------------|---------|-----------------------|----------------------------|----------------------------|----------------|-----------------------|------------------------|----------------------|-----------------------|
| | | | | XEN1 | / | | / | CLKSEL12 | CLKSEL11 | CLKSEL10 |
| | | | | R/W | | | | | R/W | |
| | | | | 0 | | | | 1 | 0 | 0 |
| | | C20H | | SYSCK | | | | Select baud r | ate | |
| | | | | 0:disable | | | | 000:Reserved | 1 100:fsys/16 | , |
| | | | | I.CHADIC | | | | 010:fsys/2 | 110:fsys/64 | |
| | High Speed | | | | | | | 011:fsys/8 | 111:Reserv | ved |
| | Serial Channel 1 | | LOOPBACK1 | MSB1ST1 | DOSTAT1 | | TCPOL1 | RCPOL1 | TDINV1 | RDINV1 |
| HSC IND | mode setting | | | R/W | | | | R/ | W | |
| | register | | 0 | 1 | 1 | | 0 | 0 | 0 | 0 |
| | | | LOOPBACK test mode | Start bit for transmit/rec | HSSO1 pin (no transmit) | | Synchrono | Synchrono | Invert data | Invert data |
| | | C21H | 0:disable | eive | 0:fixed | | edge | edge | transmittin | receiving |
| | | | 1:enable | 0:LSB 1:MSB | to "0" | | during | during | g | 0: disable |
| | | | | 1.10100 | to "1" | | transmitting | receiving | 0: disable | 1: enable |
| | | | | | | | 1: rise | 1: rise | 1. enable | |
| | | | | | | | | | | |
| | | | - | - | UNIT161 | | | ALGNEN1 | RXWEN1 | RXUEN1 |
| | | | | R/W | - | | | | R/W | |
| | | C22H | 0 | 1 | 0 | | | 0 | 0 | 0 |
| | | 02211 | Always | Always | Data length | | | Full duplex | Sequential | Receive |
| | | | write "0" | write "1" | 0: 801t 1: 16bit | | | 0:disable | receive 0:disable | 0:disable |
| | High Speed | | | | | | | 1:enable | 1:enable | 1:enable |
| HSC1CT | Channel 1 | | CRC16_7_B1 | CRCRX_TX_B1 | CRCREST_B1 | / | / | | DMAERFW1 | DMAERFR1 |
| | control register | | | R/W | | | | | R/ | W |
| | - 5 | | 0 | 0 | 0 | | | | 0 | 0 |
| | | C23H | CRC select | CRC data | CRC | | | | Micro DMA | Micro DMA |
| | | | 1:CRC16 | 1:Receive | register | | | | 0: Disable | 0: Disable |
| | | | | | 0:Reset | | | | 1: Enable | 1: Enable |
| | | | | | 1:Release Reset | | | | | |
| | | | | \sim | | | TEND1 | REND1 | RFW1 | RFR1 |
| | | | | | | | | F | 2 | |
| | | | | | | | 1 | 0 | 1 | 0 |
| | | 00.411 | | | | | Transmitting | Receive shift | Transmit | Receive |
| | High Speed | C24H | | | | | u: operation 1: no | register 0: no data | Dutter 0: | putter 0: no valid |
| | Serial | | | | | | operation | 1: exist data | untransmitted | data 1: valid data |
| H2C121 | status | | | | | | | | 1: no | exist |
| | register | | | | | | | | untransmitted data | |
| | | | | \sim | <u> </u> | <u> </u> | <u> </u> | | | |
| | | C25L | | | | | | | | |
| | | 02011 | | | | | | | | |
| | | | | | | | | | | |
| | | | CRCD107 | CRCD106 | CRCD105 | CRCD104 | CRCD103 | CRCD102 | CRCD101 | CRCD100 |
| | | COEL | , | | | | R | | | |
| | High Speed | 02011 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| HSC1CR | Serial Channel 1 | | | | CRC ca | alculation res | ult load regis | ter [7:0] | | |
| 100101 | CRC | | CRCD115 | CRCD114 | CRCD113 | CRCD112 | CRCD111 | CRCD110 | CRCD109 | CRCD108 |
| | register | C27H | | | | | R | | | |
| | | 02/11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | CRC ca | Iculation resu | ult load regist | er [15:8] | | |

| | | | / | | | | | | | |
|--------|--|---------|----------|----------|----------|----------|--|--|--|--|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | TENDIS1 | RENDIS1 | RFWIS1 | RFRIS1 |
| | | | | | | | | R/ | W | |
| | | | | | | | 0 | 0 | 0 | 0 |
| | High Speed Serial | C28H | | | 0 | | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt | Read 0:no interrupt 1:interrupt |
| HSC1IS | Channel 1 interrupt status register | | | | × | | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear | Write 0: Don't care 1: clear |
| | | | | | | | | | | |
| | | C29H | | | | | | | | |
| | | 02011 | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | TENDWE1 | RENDWE1 | RFWWE1 | RFRWE1 |
| | | | | | | | | R/ | W | |
| | | 00411 | | | | | 0 | 0 | 0 | 0 |
| HSC1WE | High Speed Serial Channel 1 interrupt status | С2АН | | | | | Clear HSC1IS <tendis1> 0:Disable</tendis1> | Clear HSC1IS <rendis1> 0:Disable</rendis1> | Clear HSC1IS <rfwis1> 0:Disable</rfwis1> | Clear HSC1IS <rfris1> 0:Disable</rfris1> |
| | write | | | <u> </u> | | <u> </u> | | | | |
| | enable | | | | | | | | | |
| | | C2BH | | | l | | | | | |
| | | | | | l | | | | <u></u> | |
| | | | <u> </u> | | | <u> </u> | | | | DEDIE1 |
| | | | | | | | | R/ | W | |
| | | 00011 | | | | | 0 | 0 | 0 | 0 |
| HSC1IE | High Speed Serial Channel 1 interrupt | U2UH | | | | | TEND1 interupt 0:Disable 1:Enable | REND1 interrupt 0:Disable 1:Enable | RFW1 interupt 0:Disable 1:Enable | RFR1 interrupt 0:Disable 1:Enable |
| | register | | | | | | | | | |
| | | C2DH | | | | | | | | |
| | | OZDIT | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | TENDIR1 | RENDIR1 | RFWIR1 | RFRIR1 |
| | | | | | | | | F | ۲ | |
| | | C2FH | | | | | 0 | 0 | 0 | 0 |
| HSC1IR | High Speed Serial Channel 1 interrupt | OLLIT | | | | | TEND1 interrupt 0:none 1:generate | REND1 interrupt 0:none 1:generate | RFW1 interrupt 0:none 1:generate | RFR1 interrupt 0:none 1:generate |
| | request register | | | | | \sim | | \sim | | |
| | | | | | | | | | | |
| | | C2FH | | | | | | 1 | [| |
| | | | | | | | | | | |

High Speed SIO (5/6)

| | • • | . , | | | | | | | | |
|---------|------------------------|--------|--------|--------|--------|---------------|-----------------|--------|--------|--------|
| | | | TXD107 | TXD106 | TXD105 | TXD104 | TXD103 | TXD102 | TXD101 | TXD100 |
| | | C30H | | | | R | /W | | | |
| | Hiah Speed | 03011 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | | | Tr | ansmission d | lata register | [7:0] | | |
| HSCHD | transmission data | | TXD115 | TXD114 | TXD113 | TXD112 | TXD111 | TXD110 | TXD109 | TXD108 |
| | register | C24U | | , | | | R | | | , |
| | | CSIT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Tra | Insmission da | ata register [| 15:8] | | |
| | | | RXD107 | RXD106 | RXD105 | RXD104 | RXD103 | RXD102 | RXD101 | RXD100 |
| | | COOL | | | | | R | | | |
| | High Speed | C32H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | | | | Receive data | a register [7:0 | 0] | | |
| HSC IND | Receive data | | RXD115 | RXD114 | RXD113 | RXD112 | RXD111 | RXD110 | RXD109 | RXD108 |
| | register | C22⊔ | | | | | R | | | |
| | | 00011 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | Receive data | register [15: | 8] | | |
| | | | TSD107 | TSD106 | TSD105 | TSD104 | TSD103 | TSD102 | TSD101 | TSD100 |
| | | C34H | | | | • | R | | , | |
| | High Speed | 0.0411 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| HSC1TS | Channel 1 | | | | Tra | ansmit data s | shift register | [7:0] | | |
| 1100110 | transmit data shift | | TSD115 | TSD114 | TSD113 | TSD112 | TSD111 | TSD110 | TSD109 | TSD108 |
| | register | C35H | | | | | R | | | |
| | | 03011 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Tra | insmit data s | hift register [| 15:8] | | |
| | | | RSD107 | RSD106 | RSD105 | RSD104 | RSD103 | RSD102 | RSD101 | RSD100 |
| | | COCH | | | | | R | | | |
| | High Speed | 0300 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial Channel 1 | | | | Re | eceive data s | hift register [| 7:0] | | |
| HSC IKS | receive | | RSD115 | RSD114 | RSD113 | RSD112 | RSD111 | RSD110 | RSD109 | RSD108 |
| | register | | | | , | | R | | , | , |
| | | C3/H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | Re | ceive data sl | nift register [| 15:81 | | |

High Speed SIO (6/6)

(11)UART / Serial Channels (1/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---------------------|--------------------|--------------|--------------|--------------------|----------------|----------------|-----------------|------------------------------|---------------|
| | Serial | 400011 | RB7 / TB7 | RB6 / TB6 | RB5 / TB5 | RB4 / TB4 | RB3 / TB3 | RB2 / TB2 | RB1 / TB1 | RB0 / TB0 |
| SC0BUF | Channel 0 | 1200H (Prohibit | | • | R (F | Receiving) / V | V (Transmiss | ion) | • | |
| | レジスタ | RMW) | | | | Unde | fined | | | |
| | | | RB8 | EVEN | PF | OFRR | PFRR | FFRR | SCLKS | 100 |
| | | | R | R | . <u> </u> | R (C | lear 0 by rea | dina) | R/ | W |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | Received | Parity | Parity | | 1: Error | 1 - | 0:SCLK0 1 | I/O interface |
| SC0CR | Channel 0 | 1201H | data bit8 | 0:Odd | addition | | | i _ · | 1:SCLK0↓ | Input clock |
| | register | | | 1:Even | 0:Disable | Overrun | Parity | Framing | | 0: Baud |
| | | | | | 1:Enable | | | | | Rate |
| | | | | | | | | | | Generator |
| | | | | | | | | | | input |
| | | | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
| | | | | | | R/ | W | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 000000 | Serial Channel 0 | 100011 | Transfer | Handshake | Receive | Wake-up | Serial transm | ission mode | Serial transmi | ssion clock |
| SCONODO | Mode 0 | 12021 | data bit8 | function | control | function | 00: I/O Inter | face Mode | (UART) | |
| | register | | | 0: Disable | 0: Disable | 0:Disable | 101: 7 DIT UAI | | 01: Baud Rate | Generator |
| | | | | 1: Enable | 1: Enable | 1:Enable | 11: 9bit UA | RT Mode | 10: Internal clo | ock fsys |
| | | | | | | | | | 11: External c (SCI K0 in | lOCK put) |
| | | | - | BR0ADDE | BR0CK1 | BR0CK0 | BR0S3 | BR0S2 | BR0S1 | BR0S0 |
| | | | | - | * | R/ | Ŵ | | m | - |
| | Seriel | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Channel 0 | | Always | (16-K)/16 | Baud Rate G | enerator | Set | ting of the de | evided freque | ncy |
| BR0CR | Baud Rate | 1203H | write "0" | division | Input clock s | election | | 0 t | o F | |
| | register | | | 0:Disable | $00: \varphi = 10$ | | | | | |
| | | | | TEnable | 01.Ψ12 10:ΦT8 | | | | | |
| | | | | | 11· φ T32 | | | | | |
| | | | | \sim | | <u> </u> | BR0K3 | BR0K2 | BR0K1 | BR0K0 |
| | Sorial | | <u> </u> | | | | | R/ | W | 2110110 |
| BBUVDD | Channel 0 | 1204 | | | | | 0 | 0 | 0 | 0 |
| BROADD | K setup register | 120411 | | | | | | Sets frequen | cy divisor "K" | |
| | register | | | | | | | (Divided by I | N+(16-K)/16) | |
| | | | | | | _ | | 1 | to F | <hr/> |
| | | | 1250 | FDPX0 | | | | | | |
| | Serial | | R/W | R/W | | | | | | |
| SC0MOD1 | Channel 0 Mode 1 | 1205H | 0 | 0 | | | | | | |
| | register | | IDLE2 | mode | | | | | | |
| | | | 1: Operate | 0: Half | | | | | | |
| | | | PI SEI | RXSEL | TYEN | RXEN | SIR0WD3 | SIR0WD2 | SIR0WD1 | SIR0W/D0 |
| | | | ILOLL | IVIOLL | | R/ | W | SINUTURZ | | |
| | Serial | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| SIROCR | Channel 0 IrDA | 1207H | Selection | Receiving | Transmission | Receiving | Select receiv | ina effective n | ulse width | |
| | control | 120111 | transmission | data logic | data | operation | Set effective | pulse width fo | r equal or | |
| | register | | pulse width | 0: "H" pulse | 0: disable | 0: disable | more than 2> | × (Value+1)+ | 100ns | |
| | | | 0: 3/16 | 1: "L" pulse | 1: enable | 1: enable | Can be set: ' | to 14 | | |
| | | | 1: 1/16 | | | | | 5. 0, 10 | | |

UART / Serial Channels (2/4)

| Symbol Name Address 7 6 5 4 3 | 2 | 1 | 0 |
|--|----------------|---------------------|--------------------------|
| Serial RB7 / TB7 RB6 / TB6 RB5 / TB5 RB4 / TB4 RB3 / TB3 R | RB2 / TB2 | RB1 / TB1 | RB0 / TB0 |
| SC1BUF Channel 1 (Prohibit (Prohibit) R (Receiving) / W (Transmission | n) | | |
| register RMW) Undefined | | | |
| RB8 EVEN PE OERR PERR | FERR | SCLKS | IOC |
| R R/W R (Clear 0 by readin | ng) | R/ | W |
| 0 0 0 0 0 | 0 | 0 | 0 |
| Serial Receive Parity Parity 1: Error | | 0:SCLK1 ↑ | I/O interface |
| SC1CR Channel 1 1209H data bit8 0:Odd addition | Framina | 1:SCLK1↓ | Input clock selection |
| register 1:Even 0:Disable 0:Voltari Fairty 1 | riannig | | 0: Baud |
| 1.Ellable | | | Rate Generator |
| | | | 1:SCLK1 |
| | 0140 | | input |
| IB8 CISE RXE WU SM1 | SMO | SC1 | SCO |
| | 0 | 0 | 0 |
| Serial Transfor Handshaka Dagaiya Waka ya Sarial transmissi | U vian modo | U Sorial transmi | |
| SC1MOD0 Channel 1 120AH data bit8 function control function 00: I/O Interfac | ice Mode | (UART) | SSION CIUCK |
| register control 0: Disable 01: 7bit UART | Mode | 00: TAOTRG (| TMRA01) |
| 0: Disable 1: Enable 1: En | Mode | 101: Baud Rate | e Generator ock fsvs |
| 11: 9bit UAR I | Mode | 11: External c | lock |
| | DD4C0 | (SCLK1 in | put) |
| | DRIGZ | DRISI | DRIGU |
| | 0 | 0 | 0 |
| Serial Always (16-K)/16 Baud Rate Generator Setting | a of the de | vided freque | ncv |
| BR1CR Baud Rate 120BH write "0" division Input clock selection | 0 t | o F | noy |
| control register 0: Disable 00: \$\phi\$ TO | | | |
| 1:Enable 01: ϕ T2 | | | |
| | | | |
| | DD4K2 | | DD4K0 |
| | | | DRINU |
| | 0 | 0 | 0 |
| BRIADD K setup | ets frequen | cv divisor "K' | |
| (Di | Divided by I | N+(16-K)/16) | |
| | 11 | to F | ~ |
| I2S1 FDPX1 | | | |
| Serial RW RW | | | |
| SC1MOD1 Channel 1 120DH U ID For 1/0 interfere | | 1 | |
| register 0: Stop | | | |
| 1: Operate 0: Half | | | |

| | | | . , | | | | | | | |
|---------|---|-----------|------------|---------------|---------------------------------------|----------------|----------------|----------------|------------------|-------------------|
| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Serial | 1210H | RB7 / TB7 | RB6 / TB6 | RB5 / TB5 | RB4 / TB4 | RB3 / TB3 | RB2 / TB2 | RB1 / TB1 | RB0 / TB0 |
| SC2BUF | Channel 2 Buffer | (Prohibit | L | | R (F | Receiving) / V | N (Transmiss | ion) | | |
| | register | RMW) | | | | Unde | əfined | | | |
| | | | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
| | 1 ' | (I | R | R/ | /W | R (C | lear 0 by read | ding) | R/ | W |
| | 1 ' | (I | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | 1 | Received | Parity | Parity | | 1: Error | | 0:SCLK2 | I/O interface |
| SC2CR | control | 1211H | data bito | 0:Odd | addition | Overrun | Parity | Framing | 1:SCLK2↓ | selection |
| | register | (I | | 1:⊨ven | 0:DISable | | i any | 1.0 | | 0: Baud |
| | 1 ' | (I | | | I.LIIAUIC | | | | | Rate Generator |
| | 1 ' | (I | | | 1 | | | | | 1:SCLK2 |
| | <u>ا</u> ــــــــــــــــــــــــــــــــــــ | ļ! | | | | | <u></u> | | Ļ | input |
| | 1 ' | (I | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
| | 1 ' | 1 | | . | | K/ | <u>/W</u> | | | |
| | Carial | (I | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC2MOD0 | Channel 2 | 1212H | Transfer | Handshake | Receive | Wake-up | Serial transmi | ission mode | Serial transmi | ssion clock |
| 0020020 | Mode 0 register | 121211 | Uala Dilo | control | CONTROL | | 01. 7bit UA | | 00: TA0TRG (| (TMRA01) |
| | 9 | (I | 1 | 0: Disable | 1. Enable | 1.Enable | 10: 8bit UAF | RT Mode | 01: Baud Rate | e Generator |
| | 1 ' | (I | | 1: Enable | | | 11: 9bit UAF | RT Mode | 10: Internal clo | ock fsys |
| | 1' | | l | | ! | | | | (SCLK2 ir | nput) |
| | | | - | BR2ADDE | BR2CK1 | BR2CK0 | BR2S3 | BR2S2 | BR2S1 | BR2S0 |
| | 1 ' | (I | | | | R/ | /W | | | |
| | Serial | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DDOOD | Channel 2 | 404011 | Always | (16-K)/16 | Baud Rate G | enerator | Set | ting of the de | evided freque | ncy |
| BR2CR | Baud Rate control | 1213H | write "0" | division | Input clock se | election | | 0 t | οF | |
| | register | 1 | | 0:Disable | 00.ψT0 01·dT2 | | | | | |
| | 1 ' | (I | 1 | I.Ellable | 10: d T8 | | | | | |
| | 1 ' | (I | | | 11· dT32 | | | | | |
| | <u>├</u> ────┦ | | | | · · · · · · · · · · · · · · · · · · · | \sim | BR2K3 | BR2K2 | BR2K1 | BR2K0 |
| | 1 | 1 | | | | \sim | 1 | R | M | DIVENS |
| 002400 | Serial Channel 2 | 1014 | | | | | 0 | 0 | 0 | 0 |
| BRZADD | K setup | 1214 | | <u> </u> ' | | | 1 | Sets frequen | icv divisor "K' | " |
| | register | (I | 1 | | ' | | | (Divided by I | N+(16-K)/16) | , |
| | | | <u> </u> | | <u> </u> | | | <u>1</u> | to F | |
| | | [! | 12S2 | FDPX2 | | | | \leq | | |
| | Serial | 1 | R/W | R/W | | | | | | |
| SC2MOD1 | Channel 2 | 1215H | 0 | 0 | | | | | | |
| 0020002 | Mode 1 register | 121011 | IDLE2 | I/O interface | | | | I | | |
| | | (I | 0: Stop | 0: Half | | | | I | | |
| | 1 ' | 1 , | 1: Operate | 1. Full | 1 | | | 1 | 1 | |

UART / Serial Channels (3/4)

UART / Serial Channels (4/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|----------------------|-----------|---------------------|-----------------------|------------------|----------------|---------------|----------------------|----------------|--------------------------|
| | Serial | 1010 | RB7 / TB7 | RB6 / TB6 | RB5 / TB5 | RB4 / TB4 | RB3 / TB3 | RB2 / TB2 | RB1 / TB1 | RB0 / TB0 |
| SC3BUF | Channel 3 Buffer | (Prohibit | | | R (F | Receiving) / V | N (Transmiss | sion) | | |
| | register | RMW) | | | | Unde | efined | | | |
| | | | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
| | | | R | R | Ŵ | R (C | lear 0 by rea | ding) | R/ | W |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | Serial | | Received | Parity | Parity | | 1: Error | | 0:SCLK3 ↑ | I/O interface |
| SC3CR | Channel 3 control | 1219H | data bit8 | 0:Odd | addition | Overrup | Parity | Framina | 1:SCLK3↓ | input clock selection |
| | register | | | 1:Even | 0:Disable | Ovenun | ranty | Training | | 0: Baud |
| | | | | | 1.Enable | | | | | Rate |
| | | | | | | | | | | 1:SCLK3 |
| | | | - | 0705 | 5.45 | | | 0140 | 0.01 | input |
| | | | 188 | CISE | RXE | | SM1 | SM0 | SC1 | SC0 |
| | | | 0 | 0 | | R/ | //// | 0 | | 0 |
| | Serial | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SC3MOD0 | Channel 3 Mode 0 | 121AH | data bit8 | Handsnake function | Receive | VVake-up | 00° I/O Inter | face Mode | (UART) | SSION CIOCK |
| | register | | | control | 0: Disable | 0:Disable | 01: 7bit UA | RT Mode | 00: TAÓTRG (| (TMRA01) |
| | | | | 0: Disable | 1: Enable | 1:Enable | 10: 8bit UA | RT Mode | 01: Baud Rate | e Generator |
| | | | | 1: Enable | | | 11: 9bit UA | RT Mode | 11: External c | lock |
| | | | | | | | | | (SCLK3 in | iput) |
| | | | - | BR3ADDE | BR3CK1 | BR3CK0 | BR3S3 | BR3S2 | BR3S1 | BR3S0 |
| | | | 0 | 0 | 0 | R/ | /W | 0 | 0 | 0 |
| | Serial | | | U (16 K)/16 | U Roud Roto G | | U Set | U ting of the de | | |
| BR3CR | Baud Rate | 121BH | Always write "0" | (10-K)/10 division | Input clock s | election | Sei | ung or the de O t | o F | ncy |
| | control | | unito o | 0:Disable | 00:φT0 | | | 01 | 01 | |
| | register | | | 1:Enable | 01:ØT2 | | | | | |
| | | | | | 10: <i>Ф</i> Т8 | | | | | |
| | | | <u> </u> | | 11: <i>¢</i> T32 | ~ | | | - | |
| | | | | | | | BR3K3 | BR3K2 | BR3K1 | BR3K0 |
| | Serial | | | | | | | R | | Г |
| BR3ADD | K setup | 121CH | | | L | L | 0 | U Soto froquon | U U | , 0 |
| | Register | | | | | | | (Divided by | N+(16-K)/16) | |
| | | | | | | | | 1 | to F | |
| | | | I2S3 | FDPX3 | \sim | \sim | | | \sim | \sim |
| | Serial | | R/W | R/W | | | | | | |
| SC3MOD1 | Channel 3 | 121DH | 0 | 0 | | | | | | |
| CCCMODI | Mode 1 register | 121011 | IDLE2 | I/O interface | | | | | | |
| | 0 | | 0: Stop | 0: Half | | | | | | |
| | | | 1: Operate | 1: Full | | | | | | |

(12) I²CBUS/Serial Channel(1/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|---------------------|-----------------------------------|-----------------------------------|---|---|---|---|---|---|---|
| | | | BC2 | BC1 | BC0 | ACK | \backslash | SCK2 | SCK1 | SCK0/ SWRMON |
| | | | | W | : | R/W | | ۱ | Ň | R/W |
| | | 1240H | 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| SBIOCR1 | SBI0 | (no RMW) I ² C mode | Number of 000:8 00 100:4 10 | transfer bits 1:1 010:2 1:5 110:6 | 011:3 111:7 | Acknowledge mode 0:Disable 1:Enable | | Setting of th 000:5 00 100:9 10 111:Reserv | ne divide valu 1:6 010:7 1:10 110:11 ed | e "n" 011:8 |
| SBIOCICI | register 1 | | SIOS | SIOINH | SIOM1 | SIOM0 | | SCK2 | SCK1 | SCK0 |
| | - | | | • | Ŵ | • | | ١ | Ň | W |
| | | 1240H | 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| | | SIO mode | Transfer 0:Stop 1:Start | Transfer 0:Continue 1:Abort | Transfer mo 00:8bit trans 10:8bit rans 11:8bit recei | de mit mit/receive ve | | Setting of th 000:4 001 100:8 101 111:externa | ne divide valu :5 010:6 0 :9 110:10 al clock SCK0 | e "n")11:7 |
| | SBI0 | 10410 | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
| SBI0DBR | Buffer | (no RMW) | | | R | (Receiving)/V | V(Transmissi | on) | | |
| | register | (| | | | Unc | define | | | |
| | | | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 | ALS |
| | I2CBUS0 | 40.4011 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 |
| I2C0AR | address register | (no RMW) | | | Sett | ing Slave ad | dress | | | address recognition 0:Enable 1:Disable |
| | | | MST | TRX | BB | PIN | SBIM1 | SBIM0 | SWRST1 | SWRST0 |
| | | | | | • | | Ŵ | | | • |
| | | 1243H | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| | SBI0 | (no RMW) I ² C mode | 0:Slave 1:Master | 0:Receive 1:Transmit | Start/stop generation 0:Stop 1:Start | INTSBI0 interrupt 0:Request 1:Cancel | Operation mo 00:Port mod 10: SIO mod 01: I ² C mode 11: Reserved | ode selection de de e | Software re write "10" an an internal is generated | set generate nd "01", then reset signal d. |
| SBIUCRZ | register 2 | | | | | | SBIM1 | SBIM0 | - | - |
| | 109.0101 2 | | | | | | 1 | N | W | W |
| | | 1243H | | | | | 0 | 0 | 0 | 0 |
| | | (no RMW) SIO mode | | | | | Operation mo 00:Port mode 10:SIO mode 01:I ² C mode 11:Reserve | de selection de d | Always write "0" | Always write "0" |
| | | | MST | TRX | BB | PIN | AL | AAS | AD0 | LRB |
| | | | | | | | R | | | |
| | | 12/3H | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| SBI0SR | SBI0 Status | (no RMW) I ² C mode | 0:Slave 1:Master | 0:Receive 1:transmit | Bus status monitor 0:Free 1:Busy | INTSBI0 interrupt 0:request 1:Cancel | Arbitration lost detection monitor 1:Detect | Slave address match detection monitor 1:Detect | General call detection 1:Detect | Last receive bit monitor 0: "0" 1: "1" |
| | register | | | | | | SIOF | SEF | | |
| | | 40.4011 | | | | | | R | | |
| | | 1243H | | | | | 0 | 0 | | |
| | | SIO mode | | | | | Transfer status 0:Stopped 1:In progress | Shift status 0:Stopped 1:In progress | | |

I²CBUS/Serial Channel(2/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-------------------------|---------|---|-------------------------------|---|---|---|---|---|---|
| | | | - | I2SBI0 | | | | | | |
| | | | | R/W | | | | | | |
| SBIOBRO | SBI0 Boud rate | 12444 | - | 0 | | | | | | |
| SDIODINO | register 0 | 124411 | Always write "0" | IDLE2 0:Abort 1:Operate | | | | | | |
| | | | P4EN | - | | | | | | |
| | | | R/W | W | | | | | | |
| | SBI0 | | 0 | 0 | | | | | | |
| SBI0BR1 | Baud rate register 1 | 1245H | Clock control 0:Stop 1:Operate | Always write "0" | | | | | | |

I²CBUS/Serial Channel(3/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|--------------------|-----------------------------------|-----------------------------------|---|---|---|---|---|--|---|--|--|
| | | | BC2 | BC1 | BC0 | ACK | | SCK2 | SCK1 | SCK0/ SWRMON | | |
| | | | | W | 1 | R/W | | ١ | Ň | R/W | | |
| | | 1248H | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | | |
| SBI1CR1 | SBI1 control | I ² C mode | Number of 000:8 00 100:4 10 | transfer bits 1:1 010:2 1:5 110:6 | 011:3 111:7 | Acknowledge mode 0:Disable 1:Enable | | Setting of th 000:5 00 100:9 10 111:Reserv | ne divide valu 1:6 010:7 1:10 110:11 ed | e "n" 011:8 | | |
| OBITOIL | register 1 | | SIOS | SIOINH | SIOM1 | SIOM0 | | SCK2 | SCK1 | SCK0 | | |
| | | 10400 | | | W | | | 1 | Ň | W | | |
| | | (no RMW) | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | | |
| | | SIO mode | Transfer 0:Stop 1:Start | Transfer 0:Continue 1:Abort | Transfer mo 00:8bit trans 10:8bit rans 11:8bit recei | de smit mit/receive ive | | Setting of th 000:4 001 100:8 101 111:externa | ne divide valu :5 010:6 0 :9 110:10 Il clock SCK1 | e "n" 11:7 | | |
| | SBI0 | 1240 | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 | | |
| SBI1DBR | Buffer register | (no RMW) | | | R | (Receiving)∧ | V(Transmissi | on) | | | | |
| | regiotor | | 04.0 | 0.15 | | Unc | | 0.04 | 0.4.0 | | | |
| | | | SAG | 5A5 | 5A4 | 5A3 | 1 5A2 | 5A1 | SA0 | I ALS | | |
| | I2CBUS1 | 40.4411 | 0 | 0 | 0 | 0 | <u>vv</u> | 0 | 0 | Λ | | |
| I2C1AR | address | 124AH (no RMW) | U | V | | U | 0 | , U | j | Address | | |
| | register | | | Setting Slave address | | | | | | | | |
| | | | MST | TRX | BB | PIN | SBIM1 | SBIM0 | SWRST1 | SWRST0 | | |
| | | | | | | | Ŵ | | | | | |
| | SBI1 | 124BH | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |
| 004000 | | (no RMW) I ² C mode | 0:Slave 1:Master | 0:Receive 1:Transmit | Start/stop generation 0:Stop 1:Start | INTSBI1 interrupt 0:Request 1:Cancel | Operation mode selection Software r 00:Port mode write "10" a 10: SIO mode an interna 01: I ² Cmode is generate 11: Reserved is generate | | | set generate nd "01", then reset signal I. | | |
| SBITCRZ | register 2 | 124BH (no RMW) SIO mode | | | | | SBIM1 | SBIM0 | - | - | | |
| | - 3 | | | | | | ١ | N | W | W | | |
| | | | | | | | 0 | 0 | 0 | 0 | | |
| | | | | | | | Operation mo 00:Port mod 10:SIO mode 01:I ² C mode 11:Reserve | ode selection de d | Always write "0" | Always write "0" | | |
| | | | MST | TRX | BB | PIN | AL | AAS | AD0 | LRB | | |
| | | | | | | | R | | | | | |
| | | 124BH | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | |
| SBI1SP | SBI1 Status | SBI1 | 0:Slave 1:Master | 0:Receive 1:transmit | Bus status monitor 0:Free 1:Busy | INTSBI1 interrupt 0:request 1:Cancel | Arbitration lost detection monitor 1:Detect | Slave address match detection monitor 1:Detect | General call detection 1:Detect | Last receive bit monitor 0: "0" 1: "1" | | |
| | register | | | | | | SIOF | SEF | | | | |
| | | 104011 | | | | | | R | | | | |
| | | (no RMW) | | | | | 0 | 0 | | | | |
| | | (no RMW) SIO mode | | | | | Transfer status 0:Stopped 1:In progress | Shift status 0:Stopped 1:In progress | | | | |

l²CBUS/Serial Channel(4/4)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|-------------------------|---------|---|-------------------------------|---|---|---|---|---|---|
| | | | - | I2SBI1 | | | | | | |
| SBI1BR0 | | | | R/W | | | | | | |
| | SBI1 Boud rate | 124CH | - | 0 | | | | | | |
| | register 0 | 12-1011 | Always write "0" | IDLE2 0:Abort 1:Operate | | | | | | |
| | | | P4EN | - | | | | | | |
| | | | R/W | W | | | | | | |
| | SBI1 | | 0 | 0 | | | | | | |
| SBI1BR1 | Baud rate register 1 | 124DH | Clock control 0:Stop 1:Operate | Always write "0" | | | | | | |

(13) AD converter (1/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--------|----------------------------------|---------|---|---|-------------|-----------|---|--|--|--|--|
| | | | EOCF | ADBF | - | - | ITM0 | REPEAT | SCAN | ADS | |
| | | | F | र | R | /W | R/W | | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| ADMOD0 | AD Mode control register 0 | 12B8H | AD conversion end flag 0: Conversion in progress 1: Conversion complete | AD conversion busy flag 0:Conversion stopped 1:Conversion in progress | Always writ | te "0" | Interrupt specification in conversion channel fixed repeat mode 0:Every conversion 1:Every fourth conversion | Repeat mode specification 0: Single conversion 1: Repeat conversion mode | Scan mode specification 0:Conversion channel fixed mode 1:Conversion channel scan mode | AD conversion start 0:Don't care 1:Start conversion Always 0 when read. | |
| | | | VREFON | I2AD | - | - | ADCH3 | ADCH2 | ADCH1 | ADCH0 | |
| | | | R/W | R/W | R | W | | W | | | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| ADMOD1 | AD Mode control register 1 | 12B9H | VREF applicatio n control 0: OFF 1: ON | DLE2): Stop I: Operate | Always writ | I 0 | Analog input fixed / 0001: AN0 / 0001: AN1 / 0010: AN2 / 0011: AN3 / 0100: AN4 / 0101: AN5 / 0110: AN6 / 0111: AN7 / 1000: AN8 / 1001: AN9 / 1010: AN10/ 1011: AN11/ | C channel sele scanned AN0 AN0→AN1 AN0→AN1- AN0→AN1- AN0→AN1- AN0→AN1- AN0→AN1- AN0→AN1- AN0→AN1- AN0→AN1- AN4→AN5- AN0→AN1- AN4→AN5- AN0→AN1- AN4→AN5- AN0→AN1- AN4→AN5- AN8 AN0→AN1- AN4→AN5- AN8→AN9- AN0→AN1- AN4→AN5- AN8→AN9- AN8→AN9- < | $\rightarrow AN2$ $\rightarrow AN2 \rightarrow AN3 \rightarrow$ $\rightarrow AN6$ $\rightarrow AN6 \rightarrow AN7 \rightarrow$ $\rightarrow AN10 \rightarrow$ | | |
| | | | - | - | - | - | - | - | - | ADIRGE | |
| | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | K/W | |
| | AD Mode | | | | | | | | | | |
| ADMOD2 | control register 2 | ter 2 | write "0" | write "0" | write "0" | write "0" | write "0" | write "0" | write "0" | conversion trigger start control 0: disable 1: enable | |

AD converter (2/3)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|-----------------|------------------------------|----------------|--------------------|------------|--------|---------------|------------|--------|----------|--------|--|--|
| | | | ADR01 | ADR00 | | | | | | ADR0RF | | |
| ADREG0L | register 0 Low | 12A0H | F | 2 | | | | | | R | | |
| | | | Unde | fined | | | | | | 0 | | |
| | | 12A1H | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 | | |
| ADREG0H | register 0 High | | K Lindefine - I | | | | | | | | | |
| | | | | | | Unde | fined | < | | | | |
| 100504 | AD Result | 40.4011 | ADR11 | ADR10 | | | | | | ADR1RF | | |
| ADREG1L | register 1 Low | 12A2H | . · · · | <u> </u> | | | | | | R | | |
| | | | Unde | etined | 40047 | | | | | | | |
| | AD Result | 10400 | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 | | |
| ADREGIN | register 1 High | IZASH | | | | 1 | K | | | | | |
| | | | | 10000 | | Unde | rined | \sim | \sim | | | |
| | AD Result | 12 4 /H | | | | | | | | | | |
| ADICEO2E reg | register 2 Low | 12/1711 | l Inde | 1 finad | | | | 1 | | | | |
| | | | | | | | | | ADP23 | | | |
| ADREG2H | ADREG2H AD Result | 12A5H | ADIN29 | ADINZO | ADINZI | | | | ADIN23 | | | |
| register 2 High | register 2 High | | | K | | | | | | | | |
| | | | ADR31 | ADR30 | | | | \sim | | ADR3RF | | |
| ADREG3L AD R | AD Result | 12A6H | F | 2 | | | | | | R | | |
| | register 3 Low | - w | Unde | fined | | | | | | 0 | | |
| | | | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 | | |
| ADREG3H | AD Result register 3 High | High 12A7H | | 8 | 1 | ŕ F | 2 | | • | | | |
| | register o riigh | | | | | Unde | fined | | | | | |
| | Î | | ADR41 | ADR40 | | | | | | ADR4RF | | |
| ADREG4L | register 4 Low | 12A8H | F | 2 | | | | | | R | | |
| | 5 | | Unde | fined | | | | | | 0 | | |
| | AD Result register 4 High | 12A9H | ADR49 | ADR48 | ADR47 | ADR46 | ADR45 | ADR44 | ADR43 | ADR42 | | |
| ADREG4H | | | R | | | | | | | | | |
| | | | | - | | Unde | fined | ~ | ~ | | | |
| | AD Result | | ADR51 | ADR50 | | | | | | ADR5RF | | |
| ADREG5L | register 5 Low | 12AAH | F | 2 | | | | | | R | | |
| | | | Unde | fined | | 10050 | | 1005/ | 10050 | 0 | | |
| | AD Result | 104011 | ADR59 | ADR58 | ADR57 | ADR56 | ADR55 | ADR54 | ADR53 | ADR52 | | |
| ADREGON | register 5 High | IZABH | | | | ۲ ماہ جا ا | K Karad | | | | | |
| | | | | | | | rined | \sim | <u> </u> | | | |
| | AD Result | 12400 | ADR61 | | | | | | | | | |
| ADICEGOL | register 6 Low | 127011 | n ball | 1 tipod | | | | | I | R 0 | | |
| | | | | | | | | | | | | |
| ADREG6H | AD Result | 12ADH | ADI(05 | ADIGO | ADIO | | | ADR04 | ADR03 | ADITO2 | | |
| | register 6 High | 1 | | | | Linde | fined | | | | | |
| | | | ADR71 | ADR70 | | | | \sim | | ADR7RF | | |
| ADREG7L | AD Result | 12AEH | F | 2 | | | | | | R | | |
| | Tegister / Low | 1 | Unde | fined | | | | | | 0 | | |
| | | | ADR79 | ADR78 | ADR77 | ADR76 | ADR75 | ADR74 | ADR73 | ADR72 | | |
| ADREG7H | AD Result | 12AFH | | | • | F | 2 | • | <u>.</u> | • | | |
| , BREOTH | register 7 High | 12/011 | | | | Unde | fined | | | | | |

| AD converter (| (3/3) |
|----------------|-------|
|----------------|-------|

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|---------|------------------------------|------------------------|-----------|-----------|-------|-------|-------|-------|-------|--------|--|--|
| | AD Result register 8 Low | 12B0H | ADR81 | ADR80 | | | | | | ADR8RF | | |
| ADREG8L | | | R | | | | | | | R | | |
| | - | | Undefined | | | | | | | 0 | | |
| | | | ADR89 | ADR88 | ADR87 | ADR86 | ADR85 | ADR84 | ADR83 | ADR82 | | |
| ADREG8H | AD Result register 8 High | 12B1H | | | | F | र | | | | | |
| | | | | Undefined | | | | | | | | |
| | | | ADR91 | ADR90 | | | | | | ADR9RF | | |
| ADREG9L | AD Result register 9 Low | 12B2H | F | २ | | | | | | R | | |
| | _ | | Unde | fined | | | | | | 0 | | |
| | AD Result register 9 High | Result ISter 9 High | ADR99 | ADR98 | ADR97 | ADR96 | ADR95 | ADR94 | ADR93 | ADR92 | | |
| ADREG9H | | | | | | F | र | | | | | |
| | | | | | | Unde | fined | | | | | |
| | AD Result register A Low | 12B4H | ADRA1 | ADRA0 | | | | | | ADRARF | | |
| ADREGAL | | | R | | | | | | | R | | |
| | | | Undefined | | | | | | | 0 | | |
| | | | ADRA9 | ADRA8 | ADRA7 | ADRA6 | ADRA5 | ADRA4 | ADRA3 | ADRA2 | | |
| ADREGAH | AD Result register A High | 12B5H | R | | | | | | | | | |
| | | | | | | Unde | fined | | | | | |
| | | | ADRB1 | ADRB0 | | | | | | ADRBRF | | |
| ADREGBL | register B Low | 12B6H | F | र | | | | | | R | | |
| | 5 | | Unde | fined | | | | | | 0 | | |
| | | Ĭ | ADRB9 | ADRB8 | ADRB7 | ADRB6 | ADRB5 | ADRB4 | ADRB3 | ADRB2 | | |
| ADREGBH | register B High | 12B7H | | | | F | २ | | | | | |
| | Teglotor D High | | | | | Unde | fined | | | | | |

(14) DA converter

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|----------|-------------------------------|-----------------|---------------------|---------------------|---------------------|---------------------|-------|-------|-----------------------|--|--|
| | | | DAC07 | DAC06 | DAC05 | DAC04 | DAC03 | DAC02 | DAC01 | DAC00 | |
| DACODEC | DA 0 | | | | | R/ | W | | | | |
| DACOREG | register | 12EUH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | | | |
| | | | _ | - | - | - | | | | VALID | |
| | | | | R | /W | • | | | | W | |
| | DA 0 | | 0 | 0 | 0 | 0 | | | | 0 | |
| DAC0CNT1 | control register 1 | 12E1H | Always write "0" | Always write "0" | Always write "0" | Always write "0" | | | | 0:Don't care 1:Output CODE valid | |
| | | | / | | | | | | REFON0 | OP0 | |
| | | | | | | | | | R/ | W | |
| | DA 0 control register 0 | 12E3H | | | | | | | 0 | 0 | |
| DAGGONIO | | | | | | | | | 0:Ref off 1:Ref on | 0:Output High-Z 1:Output | |
| | | | DAC17 | DAC16 | DAC15 | DAC14 | DAC13 | DAC12 | DAC11 | DAC10 | |
| | DA 1 register | 12E4H | R/W | | | | | | | | |
| DACIREG | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | | | | | | | | | | |
| | | | _ | _ | - | _ | | | | VALID | |
| | | | | R | /W | | | | | W | |
| | | | 0 | 0 | | | | | | 0 | |
| DAC1CNT1 | DA 1 control register 1 | I 12E5H er 1 | Always write "0" | Always write "0" | Always write "0" | Always write "0" | | | | 0:Don't care 1:Output CODE valid | |
| | | | | | | | | | REFON1 | OP1 | |
| | DA 1 | | | | | | | | R/ | W | |
| DAC1CNT0 | DA 1 control | 12F7H | | | | | | | 0 | 0 | |
| DAC1CNT0 | register 0 | 12E/H | | | | | | | 0:Ref off 1:Ref on | 0:Output High-Z 1:Output | |

(15) Watch dog timer

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------|------------------|---------|-----------------------------|--|----------|--------------|-----------|--------------------------------|--|---------------------|--|--|
| | | | WDTE | WDTP1 | WDTP0 | - | - | I2WDT | RESCR | - | | |
| | | | R/W | R | W | | | R/W | R/W | | | |
| | WDT | | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| WDMOD | Mode register | 1300H | WDT control 1: enable | /DT WDT detection time ontrol 00: 2 ¹⁵ /f _{SYS} : enable 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS} | | | e "0" | IDLE2 0: Stop 1: Operate | 1:Internally connects WDT out to the reset pin | Always write "0" | | |
| | | | | | | - | - | | | | | |
| WDCR | WDT | 1301H | | | | V | V | | | | | |
| | register | | - | | | | | | | | | |
| | | | | | B1H: WDT | disable code | e 4E: WDT | clear code | | | | |

(16) Key-on wake up

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
|--------|-----------|-------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|--|--|
| | | | KI7EN | KI6EN | KI5EN | KI4EN | KI3EN | KI2EN | KI1EN | KI0EN | | |
| | | 009EH | W | | | | | | | | | |
| KIEN | KeyInput | (Deshibit | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| KIEN | register | (Prohibit RMW) | KI7 input 0:Disable 1:Enable | KI6 input 0:Disable 1:Enable | KI5 input 0:Disable 1:Enable | KI4 input 0:Disable 1:Enable | KI3 input 0:Disable 1:Enable | KI2 input 0:Disable 1:Enable | KI1 input 0:Disable 1:Enable | KI0 input 0:Disable 1:Enable | | |
| | | 009EH | KI7EDGE | KI6EDGE | KI5EDGE | KI4EDGE | KI3EDGE | KI2EDGE | KI1EDGE | KI0EDGE | | |
| | | | Ŵ | | | | | | | | | |
| KICP | Key Input | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| RICK | register | (Prohibit RMW) | KI7 edge | KI6 edge | KI5 edge | KI4 edge | KI3 edge | KI2 edge | KI1 edge | KI0 edge | | |
| | | | 0:Rising 1:Falling | | |

Points of Note and Restrictions 6. (1) Notation a. The notation for built-in/ I/O registers is as follows register symbol <Bit symbol> (e.g., TA01RUN <TA0RUN> denotes bit TA0RUN of register TA01RUN). Read-modify-write instructions b. An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction. Example 1: SET 3. (TA01RUN) ... Set bit 3 of TA01RUN. 1, (100H) ... Increment the data at 100H. Example 2: INC Examples of read-modify-write instructions on the TLCS-900 Exchange instruction EX (mem), R Arithmetic operations ADD (mem), R/# ADC (mem), R/# SUB (mem), R/# SBC (mem), R/# INC #3, (mem) DEC #3, (mem) Logic operations AND (mem), R/# OR (mem), R/# XOR (mem), R/# Bit manipulation operations #3, (mem) STCF #3/A, (mem) RES SET CHG #3, (mem) #3. (mem) TSET #3, (mem) Rotate and shift operations RLC RRC (mem) (mem) RL(mem) RR (mem) SLA (mem) SRA (mem) (mem) (mem) SLL SRL RLD (mem) RRD (mem) fc, fs, fFPH, fSYS and one state c. The clock frequency input on X1 and 2 is called fOSCH. The clock selected by PLLCR0<FCSEL> is called fc. The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fSYS. One cycle of fSYS is referred to as one state.

(2) Points of note

a. AM0 and AM1 pins

This pin is connected to the $V_{\rm CC}$ or the VSS pin. Do not alter the level when the pin is active.

b. Reserved address areas

Since the 16 byte area of FFFFF0H \sim FFFFFFH is reserved as internal area, use of it is impossible. Moreover, when using an emulator, since it is used for control of an emulator, 64K bytes with arbitrary 16M byte area of use cannot be performed.

c. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

d. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

e. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

f. CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

g. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

h. POP SR instruction

Please execute the POP SR instruction during DI condition.

i. Interrupt

When you use interruption, be sure to set "1" as the bit 7 of a SIMC register.

7. Package Dimensions

Package Name: P-LQFP144-1616-0.40C

Unit:mm

