

## FDG8850NZ Dual N-Channel PowerTrench<sup>®</sup> MOSFET 30V,0.75A,0.4Ω

#### Features

- Max  $r_{DS(on)}$  = 0.4 $\Omega$  at  $V_{GS}$  = 4.5V,  $I_D$  = 0.75A
- Max  $r_{DS(on)}$  = 0.5 $\Omega$  at  $V_{GS}$  = 2.7V,  $I_D$  = 0.67A
- Very low level gate drive requirements allowing operation in 3V circuits(V<sub>GS(th)</sub> <1.5V)</p>

S2

G2

D1

- Very small package outline SC70-6
- RoHS Compliant



#### **General Description**

**S1** 

G1

**D2** 3

2

This dual N-Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETs. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.

# SC70-6 Pin 1 MOSFET Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage		30	V
V <sub>GS</sub>	Gate to Source Voltage		±12	V
1	Drain Current -Continuous		0.75	^
D	-Pulsed		2.2	— A
P <sub>D</sub> Po	Power Dissipation for Single Operation	(Note 1a)	0.36	14/
		(Note 1b)	0.30	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C

#### **Thermal Characteristics**

$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient Single operation	(Note 1a)	350	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient Single operation	(Note 1b)	415	C/W

#### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
.50	FDG8850NZ	7"	8mm	3000 units

April 2007

D1

G2


4 S2

6

5


FDG8850NZ Dual
Jual N-Channe
l PowerTrench <sup>®</sup>
MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{.1}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to 25°C		25		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 12V, V_{DS} = 0V$			±10	μA
	cteristics		-			1
	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250μA	0.65	1.0	1.5	V
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$v_{GS} - v_{DS}$ , $I_D - 250\mu A$	0.05	1.0	1.5	v
$\frac{\Delta V_{GS(th)}}{\Delta T_{.1}}$	Temperature Coefficient	$I_D$ = 250µA, referenced to 25°C		-3.0		mV/°C
0	•	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 0.75A		0.25	0.4	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 2.7V, I_{D} = 0.67A$		0.29	0.5	Ω
. ,		$V_{GS} = 4.5V, I_D = 0.75A, T_J = 125^{\circ}C$		0.36	0.6	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5V, I_{D} = 0.75A$		3		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			90	120	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 0V, f= 1MHZ		20	30	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			15	25	pF
Switching	Characteristics (note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time			4	10	ns
t <sub>r</sub>	Rise Time	$V_{DD}$ = 5V, I <sub>D</sub> = 0.5A, V <sub>GS</sub> = 4.5V,R <sub>GEN</sub> = 6Ω		1	10	ns
	Turn-Off Delay Time			9	18	ns
t <sub>d(off)</sub> t <sub>f</sub>	Fall Time			1	10	ns
Q <sub>g</sub>	Total Gate Charge			1.03	1.44	nC
Q <sub>g</sub> Q <sub>gs</sub>	Gate to Source Charge	V <sub>GS</sub> =4.5V, V <sub>DD</sub> = 5V, I <sub>D</sub> = 0.75A		0.29	1.44	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			0.17		nC
	-			0		
-	urce Diode Characteristics and M					
I <sub>S</sub>	Maximum Continuous Drain-Source Diode				0.3	A
$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 0.3A$ (Note 2)		0.76	1.2	V
Scale	ranteed by design while R <sub>0JA</sub> is determined by the user's a. 350°C/W when mounted on 1 in <sup>2</sup> pad of 2 oz copper. e 1:1 on letter size paper. Pulse Width < 300μs, Duty cycle < 2.0%.			on a minir	num pad	



©2007 Fairchild Semiconductor Corporation FDG8850NZ Rev.B 3

www.fairchildsemi.com





SEMICONDUCTOR

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Across the board. Around the world™ ActiveArray™ Bottomless<sup>™</sup> Build it Now<sup>™</sup> CoolFET™ CROSSVOLT™ CTL™ Current Transfer Logic™ DOME™ E<sup>2</sup>CMOS™ EcoSPARK<sup>®</sup> EnSigna™ FACT Quiet Series™ FACT® FAST® FASTr™ FPS™  $\mathsf{FRFET}^{\mathbb{R}}$ GlobalOptoisolator™ GTO™ HiSeC™

i-Lo™ ImpliedDisconnect<sup>™</sup> IntelliMAX<sup>™</sup> **ISOPLANAR™** MICROCOUPLER™ MicroPak™ MICROWIRE™ Motion-SPM™ MSX™ MSXPro™ OCX™ OCXPro™ **OPTOLOGIC<sup>®</sup> OPTOPLANAR<sup>®</sup>** PACMAN™ PDP-SPM™ POP™ Power220<sup>®</sup> Power247® PowerEdge™ PowerSaver™

Power-SPM™ PowerTrench® Programmable Active Droop™ **QFET**® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ RapidConnect<sup>™</sup> ScalarPump™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SvncFET™ TCM™ The Power Franchise<sup>®</sup> ს ™

TinyBoost™ TinyBuck™ TinyLogic® **TINYOPTO™** TinyPower™ TinyWire™ TruTranslation™ µSerDes™ UHC® UniFET™ VCX™ Wire™

DG8850NZ Dual N-Channel PowerTrench<sup>®</sup> MOSFE

#### DISCLAIMER

DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.	

### PRODUCT STATUS DEFINITIONS Definition of Terms