TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller TLCS-900/L Series TMP93CM40

TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions". Especially, take care below cautions.

CAUTION How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (\overline{NMI} , INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of f_{FPH}) with IDLE1 or STOP mode (IDLE2, RUN is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Low Voltage/Low Power

CMOS 16-Bit Microcontroller TMP93CM40F

Outline and Device Characteristics 1.

The TMP93CM40 is high-speed, advanced 16-bit microcontroller developed for controlling medium to large-scale equipment. They enable low voltage and low-power-consumption operation. The TMP93CM40 is housed in 100-pin flat packages.

The device characteristics are as follows:

- (1) Original 16-bit CPU (900/L CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16-Mbyte linear address space
 - ٠ General-purpose registers, register bank system
 - 16-bit multiplication, 16-bit division, bit transfer and bit manipulation instructions .
 - Micro DMA: 4 channels (1.6 µs per 2 bytes at 20 MHz)
- (2) Minimum instruction execution time: 200 ns at 20 MHz
- (3) Internal RAM: 2 Kbytes Internal ROM: 32 Kbytes
- (4) External memory expansion
 - ٠ Can be expanded up to 16 Mbytes (for both programs and data).
 - AM8/ AM16 pin (select the external data bus width) ٠
 - Can mix 8- and 16-bit external data buses. (Dynamic bus sizing)
- (5) 8-bit timer: 2 channels
- (6) 8-bit PWM timer: 2 channels
- (7) 16-bit timer: 2 channels
- (8) 4-bit pattern generator: 2 channels
- (9) Serial interface: 2 channels
- (10) 10-bit AD converter: 8 channels

030619EBP1

The information contained herein is subject to change without notice.

The products described in this document are subject to the foreign exchange and foreign trade laws.
 TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law

and Reliability Assurance/Handling Precautions

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by

TOSHIBA for any infringements of patents or other rights of the third partices which may result from its use. No itersponsibility is assumed by implication or otherwise under any patent or patent rights of TOSHIBA or others. TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the entire system, and to avoid the standards of safety in making a safe design for the standards of safety in making a safe design for the entire system. situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc...

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk

and regulations. • For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality

- (11) Watchdog timer
- (12) Chip select and wait controller: 3 blocks

(13) Interrupt functions: 29

- 9 CPU interrupts (SWI instruction, and illegal instruction)
- 14 internal interrupts —
- 6 external interrupts _____ 7-level priority can be set.

(14) I/O ports: 79

(15) Standby function: 4 HALT modes (RUN, IDLE2, IDLE1, STOP)

(16) Clock gear function

- Dual clock operation
- Clock gear: High-frequency clock can be changed from fc to fc/16.

(17) Wide range of operating voltage

• Vcc = 2.7 to 5.5 V

(18) Package

Type No.	Package			
TMP93CM40F	P-QFP100-1414-0.50			



Figure 1.1 TMP93CM40 Block Diagram

2. Pin Assignment and Functions

The assignment of input and output pins for the TMP93CM40, their names and functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93CM40F.



Figure 2.1.1 Pin Assignment (100-pin QFP)

2.2 Pin Names and Functions

The names of the input/output pins and their functions are described below. Table 2.2.1 to Table 2.2.4 show pin names and functions.

Pin Names	Number of Pins	I/O	Functions
P00 to P07	8	I/O	Port 0: I/O port that allows I/O to be selected at the bit level.
AD0 to AD7		3-state	Address and data (lower): Bits 0 to 7 for address and data bus.
P10 to P17	8	I/O	Port 1: I/O port that allows I/O to be selected at the bit level.
AD8 to AD15		3-state	Address and data (upper): Bits 8 to 15 for address and data bus.
A8 to A15		Output	Address: Bits 8 to 15 for address bus.
P20 to P27	8	I/O	Port 2: I/O port that allows to be selected at the bit level (with pull-down resistor).
A0 to A7		Output	Address: Bits 0 to 7 for address bus.
A16 to A23		Output	Address: Bits 16 to 23 for address bus.
P30	1	Output	Port 30: Output port.
RD		Output	Read: Strobe signal for reading external memory.
P31	1	Output	Port 31: Output port.
WR		Output	Write: Strobe signal for writing data on pins AD0 to AD7.
P32	1	I/O	Port 32: I/O port (with pull-up resistor).
HWR		Output	High write: Strobe signal for writing data on pins AD8 to AD15.
P33	1	I/O	Port 33: I/O port (with pull-up resistor).
WAIT		Input	Wait: Pin used to request CPU bus wait.
P34	1	I/O	Port 34: I/O port (with pull-up resistor).
BUSRQ		Input	Bus request: Signal used to request bus release.
P35	1	I/O	Port 35: I/O port (with pull-up resistor).
BUSAK		Output	Bus acknowledge: Signal used to acknowledge bus release.
P36	1	I/O	Port 36: I/O port (with pull-up resistor).
R/ W		Output	Read/write: 1 represents read or dummy cycle; 0 represents write cycle.
P37	1	I/O	Port 37: I/O port (with pull-up resistor).
RAS		Output	Row address strobe: Outputs RAS strobe for DRAM.
P40	1	I/O	Port 40: I/O port (with pull-up resistor).
CS0		Output	Chip select 0: Outputs 0 when address is within specified address area.
CAS0		Output	Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Table 2.2.1 Pin Names and Functions (1/4)

Note: This device's built-in memory or built-in I/O cannot be accessed by an external DMA controller, using the BUSRQ and BUSAK signals.

Pin Names	Number of Pins	I/O	Functions
P41	1	I/O	Port 41: I/O port (with pull-up resistor).
CS1		Output	Chip select 1: Outputs 0 if address is within specified address area.
CAS1		Output	Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified address area.
P42	1	I/O	Port 42: I/O port (with pull-down resistor).
CS2		Output	Chip select 2: Outputs 0 if address is within specified address area.
CAS2		Output	Column address strobe 2: Outputs \overline{CAS} strobe for DRAM if address is within specified address area.
P50 to P57	8	Input	Port 5: Pin used to input port.
AN0 to AN7		Input	Analog input: Pin used to input to AD converter.
VREFH	1	Input	Pin for reference voltage input to AD converter. (H)
VREFL	1	Input	Pin for reference voltage input to AD converter. (L)
P60 to P63	4	I/O	Port 60 to 63: I/O ports that allow selection of I/O on a bit basis
			(with pull-up resistor).
PG00 to PG03		Output	Pattern generator ports: 00 to 03.
P64 to P67	4	I/O	Port 64 to 67: I/O ports that allow selection of I/O on a bit basis
			(with pull-up resistor).
PG10 to PG13		Output	Pattern generator ports: 10 to 13.
P70	1	I/O	Port 70: I/O port (with pull-up resistor).
Т10		Input	Timer input 0: Timer 0 input.
P71	1	I/O	Port 71: I/O port (with pull-up resistor).
TO1		Output	Timer output 1: Timer 0 or 1 output.
P72	1	I/O	Port 72: I/O port (with pull-up resistor).
TO2		Output	PWM output 2: 8-bit PWM timer 2 output.
P73	1	I/O	Port 73: I/O port (with pull-up resistor).
ТОЗ		Output	PWM output 3: 8-bit PWM timer 3 output.
P80	1	I/O	Port 80: I/O port (with pull-up resistor).
TI4		Input	Timer input 4: Timer 4 count/capture trigger signal input.
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge.
P81	1	I/O	Port 81: I/O port (with pull-up resistor).
TI5		Input	Timer input 5: Timer 4 count/capture trigger signal input.
INT5		Input	Interrupt request pin 5: Interrupt request pin with rising edge.
P82	1	I/O	Port 82: I/O port (with pull-up resistor).
TO4		Output	Timer output 4: Timer 4 output pin.
P83	1	I/O	Port 83: I/O port (with pull-up resistor).
TO5		Output	Timer output 5: Timer 4 output pin.

Table 2.2.2 Pin Names and Functions (2/4)

Pin Names	Number of Pins	I/O	Functions
P84	1	I/O	Port 84: I/O port (with pull-up resistor).
Т16		Input	Timer input 6: Timer 5 count/capture trigger signal input.
INT6		Input	Interrupt request pin 6: Interrupt request pin with programmable rising/falling
			edge.
P85	1	I/O	Port 85: I/O port (with pull-up resistor).
Т17		Input	Timer input 7: Timer 5 count/capture trigger signal input.
INT7		Input	Interrupt request pin 7: Interrupt request pin with rising edge.
P86	1	I/O	Port 86: I/O port (with pull-up resistor).
TO6		Output	Timer output 6: Timer 5 output pin.
P87	1	I/O	Port 87: I/O port (with pull-up resistor).
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising
			edge.
P90	1	I/O	Port 90: I/O port (with pull-up resistor).
TXD0		Output	Serial send data 0.
P91	1	I/O	Port 91: I/O port (with pull-up resistor).
RXD0		Input	Serial receive data 0.
P92	1	I/O	Port 92: I/O port (with pull-up resistor).
CTS0		Input	Serial data send enable 0. (Clear to send)
SCLK0		I/O	Serial Clock I/O 0.
P93	1	I/O	Port 93: I/O port (with pull-up resistor).
TXD1		Output	Serial send data 1.
P94	1	I/O	Port 94: I/O port (with pull-up resistor).
RXD1		Input	Serial receive data 1.
P95	1	I/O	Port 95: I/O port (with pull-up resistor).
SCLK1		I/O	Serial clock I/O 1.
PA0 to PA6	7	I/O	Port A0 to A6: I/O port.
PA7	1	I/O	Port A7: I/O port.
SCOUT		Output	System clock output: outputs fFPH or fSYS clock.
WDTOUT	1	Output	Watchdog timer output pin.
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable
			falling edge or both edges.
CLK	1	Output	Clock output: Outputs [f _{SYS} ÷ 2] clock.
			Pulled-up during reset.
	ļ		Can be disabled for reducing noise.
EA	1	Input	External access: The VCC pin should be connected.

Table 2.2.3 Pin Names and Functions (3/4)

Pin Names	Number of Pins	I/O	Functions
AM8/ AM16	1	Input	Address mode: Selects external data bus width. The VCC pin should be connected. The data bus width for external access is set by the chip select/wait control register, port 1 control register.
ALE	1	Output	Address latch enable. Can be disabled for reducing noise.
RESET	1	Input	Reset: Initializes TMP93CM40. (with pull-up resistor)
X1/X2	2	Input/Output	High frequency oscillator connecting pin.
P96	1	I/O	Port 96: I/O port. (Open-drain output)
XT1		Input	Low frequency oscillator connecting pin.
P97	1	I/O	Port 97: I/O port. (Open-drain output)
XT2		Output	Low-frequency oscillator connecting pin.
TEST1/TEST2	2	Output /Input	TEST1 should be connected with TEST2 pin. Do not connect to any other pins.
VCC	3		Power supply pin. (All VCC pins should be connected with the power supply pin.)
VSS	3		GND pin (0 V). (All VSS pins should be connected with GND (0 V).)
AVCC	1		Power supply pin for AD converter.
AVSS	1		GND pin for AD converter (0 V).

Table 2.2.4 Pin Names and Functions (4/4)

Note: All pins that have built-in pull-up/pull-down resistors (other than the RESET pin) can be disconnected from the built-in pull-up/pull-down resistor by software.

3. Operation

This section describes the functions and basic operation of all blocks of the TMP93CM40 devices.

3.1 CPU

The TMP93CM40 has a built-in high performance 16-bit CPU (900/L CPU). (For a description of this CPU's operation, see the sub section TLCS-900/L CPU in the previous section.

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP93CM40.



Note: The 256-byte area from FFFF00H to FFFFFFH cannot be used.

Figure 3.2.1 Memory Map

4. Electrical Characteristics

4.1 Maximum Ratings (TMP93CM40F)

"X" used in an expression shows a frequency for the clock fFPH selected by SYSCR1<SYSCK>. The value of "X" changes according to whether a clock gear or a low speed oscillator is selected. An example value is calculated for fc, with gear = 1/fc (SYSCR1<SYSCK, GEAR2:0> = "0000")

Parameter	Symbol	Rating	Unit
Power supply voltage	V _{CC}	-0.5 to 6.5	V
Input voltage	VIN	-0.5 to V _{CC} + 0.5	V
Output current (total)	Σl _{OL}	120	mA
Output current (total)	ΣΙΟΗ	-80	mA
Power dissipation (Ta = 85°C)	PD	600	mW
Soldering temperature (10 s)	T _{SOLDER}	260	°C
Storage temperature	T _{STG}	-65 to 150	°C
Operating temperature	T _{OPR}	-40 to 85	°C

Note: The maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

Parameter		Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Power supply voltage $ \begin{pmatrix} AV_{CC} = V_{CC} \\ AV_{SS} = V_{SS} = 0 \\ \end{bmatrix} $		V _{CC}	$\label{eq:result} \begin{array}{l} fc = 4 \text{ to } 16 \text{ MHz} \\ fs = 30 \text{ to } 34 \text{ kHz} \\ \hline (Ta = -40 \text{ to } 85^\circ\text{C}) \\ fc = 4 \text{ to } 20 \text{ MHz} \\ fs = 30 \text{ to } 34 \text{ kHz} \\ \hline (Ta = -20 \text{ to } 70^\circ\text{C}) \end{array}$	4.5		5.5	v
			fc = 4 to 10 MHz fs = 30 to 34 kHz $(Ta = -40 \text{ to } 85^{\circ}\text{C})$	2.7 (Note 2)			
	AD0 to AD15	Vii	$V_{CC} \ge 4.5 \text{ V}$			0.8	
age	100101010	* IL	V _{CC} < 4.5 V	-0.3		0.6	
Input low volt	Port 2 to port A (except P87)	V _{IL1}				0.3 V _{CC}	_
	RESET, NMI, INTO	V _{IL2}	V _{CC} = 2.7 to 5.5 V			0.25 V _{CC}	
	EA, AM8/ AM16	V _{IL3}				0.3	
	X1, Port 5	V _{IL4}				0.2 V _{CC}	. J
			$V_{CC} \ge 4.5 V$	2.2			V
age	ADU 10 AD 15	VIH	V_{CC} < 4.5 V	2.0			
gh volt	Port 2 to port A (except P87)	V _{IH1}		0.7 V _{CC}		V _{CC} + 0.3	
ц Рі	RESET, NMI, INTO	V _{IH2}	$V_{CC} = 2.7$ to 5.5 V	0.75 V _{CC}			
ndu	EA, AM8/ AM16	V _{IH3}		V _{CC} - 0.3			
	X1	V _{IH4}		0.8 V _{CC}			
Output low voltage		V _{OL}	I _{OL} = 1.6 mA (V _{CC} = 2.7 to 5.5 V)			0.45	
Out	Outrust bish under se		$I_{OH} = -400 \ \mu A$ (V _{CC} = 3 V ± 10%)	2.4			v
	put mgn voltage	V _{OH2}	$I_{OH} = -400 \ \mu A$ (V _{CC} = 5 V ± 10%)	4.2			

Note 1: Typical values are for Ta = 25°C and V_{CC} = 5 V unless otherwise noted.

Note 2: The operation of the AD converter is guaranteed at 5 V \pm 10%.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note 1)	Max	Unit
Darlington drive current (8 output pins max)	I _{DAR} (Note 2)	$V_{EXT} = 1.5 V$ $R_{EXT} = 1.1 k\Omega$ (only when $V_{CC} = 5 V \pm 10\%$)	-1.0		-3.5	mA
Input leakage current	ILI	$0.0 \leq V_{IN} \leq V_{CC}$		0.02	±5	
Output leakage current	ILO	$0.2 \leq V_{IN} \leq V_{CC} - 0.2$		0.05	±10	μΑ
Power down voltage (at STOP, RAM back-up)	V _{STOP}	$\label{eq:VIL2} \begin{array}{l} V_{IL2} = 0.2 \ V_{CC}, \\ V_{IL2} = 0.8 \ V_{CC} \end{array}$	2.0		6.0	V
	Ppor	$V_{CC}=5~V\pm10\%$	50		150	ko
RESET pull-up resistor	NRS1	$V_{CC}=3~V\pm10\%$	80		200	K22
Pin capacitance	CIO	fc = 1 MHz			10	pF
Schmitt width RESET,NMI,INT0	V _{TH}		0.4	1.0		V
Programmable	D. a	$V_{CC}=5~V\pm10\%$	10		80	
pull-down resistor	™KL	$V_{CC}=3~V\pm10\%$	30		150	ko
Programmable	D	$V_{CC}=5~V\pm10\%$	50		150	K12
pull-up resistor	∽кн	$V_{CC}=3~V\pm10\%$	100		300	
NORMAL (Note 3)	Icc	$V_{CC}=5~V\pm10\%$		19	25	
NORMAL2 (Note 4)		fc = 20 MHz		24	30	
RUN				17	25	mA
IDLE2				10	15	
IDLE1				3.5	5	
NORMAL (Note 3)		$V_{CC} = 3 V \pm 10\%$		5.5	8	
NORMAL2 (Note 4)		fc = 10 MHz		8.5	11]
RUN		(Typ: V _{CC} = 3.0 V)		4.0	7	mA
IDLE2				2.5	4	
IDLE1				0.7	1.2	1
SLOW (Note 3)		$V_{CC} = 3 V \pm 10\%$		20	35	
RUN		fs = 32.768 kHz		16	30	1
IDLE2	1	(Typ: V _{CC} = 3.0 V)		10	20	μΑ
IDLE1	1			5	15	1
STOP]	$V_{CC} = 2.7$ to 5.5 V		0.2	10	μA

Note 1: Typical values are for Ta = 25°C and V_{CC} = 5 V unless otherwise noted.

Note 2: I_{DAR} is guaranteed for up to eight ports.

Note 3: I_{CC} measurement conditions (NORMAL, SLOW): Only CPU is operational; output pins are open and input pins are fixed.

Note 4: I_{CC} measurement conditions (NORMAL 2): All functions are operational; output pins are open and input pins are fixed.

4.3 AC Electrical Characteristics

(1) $V_{CC} = 5 V \pm 10\%$

No	No Parameter		Symbol		16 MHz		20 MHz		Unit
INO.	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
1	Osc. period (=x)	tosc	50	31250	62.5		50		ns
2	CLK pulse width	t _{CLK}	2x - 40		85		60		ns
3	A0 to A23 fall \rightarrow CLK hold	t _{AK}	0.5x - 20		11		5		ns
4	CLK valid \rightarrow A0 to A 23 hold	t _{KA}	1.5x – 70		24		5		ns
5	A0 to A15 valid \rightarrow ALE fall	t _{AL}	0.5x – 15		16		10		ns
6	ALE fall \rightarrow A0 to A15 hold	t _{LA}	0.5x - 20		11		5		ns
7	ALE high pulse width	t _{LL}	x - 40		23		10		ns
8	ALE fall $\rightarrow \overline{RD} / \overline{WR}$ fall	tLC	0.5x – 25		6		0		ns
9	$\overline{\text{RD}}$ / $\overline{\text{WR}}$ rise \rightarrow ALE rise	t _{CL}	0.5x - 20		11		5		ns
10	A0 to A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ALC}	x – 25		38		25		ns
11	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACH}	1.5x – 50		44		25		ns
12	$\overline{\text{RD}}$ / $\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold	t _{CA}	0.5x – 25		6		0		ns
13	A0 to A15 valid \rightarrow D0 to D15 input	tADL		3.0x - 55		133		95	ns
14	A0 to A23 valid \rightarrow D0 to D15 input	t _{ADH}		3.5x – 65		154		110	ns
15	$\overline{\text{RD}}$ fall \rightarrow D0 to D15 input	t _{RD}		2.0x - 60		65		40	ns
16	RD low pulse width	t _{RR}	2.0x - 40		85		60		ns
17	$\overline{\text{RD}}$ rise \rightarrow D0 to D15 hold	tHR	0		0		0		ns
18	$\overline{\text{RD}}$ rise \rightarrow A0 to A15 output	t _{RAE}	x – 15		48		35		ns
19	WR low pulse width	tww	2.0x - 40		85		60		ns
20	D0 to D15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x - 55		70		45		ns
21	$\overline{\text{WR}}$ rise \rightarrow D0 to D15 hold	t _{WD}	0.5x – 15		16		10		ns
22	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tAWH		3.5x – 90		129		85	ns
23	A0 to A15 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{AWL}		3.0x - 80		108		70	ns
24	$\overline{RD} / \overline{WR} fall \to \overline{WAIT} hold \qquad \left[\begin{smallmatrix} (1 + N) WAIT \\ mode \end{smallmatrix} \right]$	tcw	2.0x + 0		125		100		ns
25	A0 to A23 valid \rightarrow Port input	t _{APH}		2.5x – 120		36		5	ns
26	A0 to A23 valid \rightarrow Port hold	t _{APH2}	2.5x + 50		206		175		ns
27	\overline{WR} rise \rightarrow Port valid	t _{CP}		200		200		200	ns
28	A0 to A23 valid $\rightarrow \overline{RAS}$ fall	t _{ASRH}	1.0x - 40		23		10		ns
29	A0 to A15 valid $\rightarrow \overline{RAS}$ fall	t ASRL	0.5x – 15		16		10		ns
30	\overline{RAS} fall \rightarrow D0 to D15 input	t _{RAC}		2.5x – 70		86		55	ns
31	\overline{RAS} fall \rightarrow A0 to A15 hold	t _{RAH}	0.5x – 15		16		10		ns
32	RAS low pulse width	t _{RAS}	2.0x - 40		85		60		ns
33	RAS high pulse width	t _{RP}	2.0x - 40		85		60		ns
34	$\overline{\text{CAS}}$ fall $\rightarrow \overline{\text{RAS}}$ rise	t _{RSH}	1.0x - 40		23		10		ns
35	$\overline{\text{RAS}}$ rise $\rightarrow \overline{\text{CAS}}$ rise	tRSC	0.5x - 25		6		0		ns
36	$\overline{\text{RAS}}$ fall $\rightarrow \overline{\text{CAS}}$ fall	t _{RCD}	1.0x - 40		23		10		ns
37	\overline{CAS} fall \rightarrow D0 to D15 input	tCAC		1.5x – 65		29		10	ns
38	CAS low pulse width	tCAS	1.5x – 30		64		40		ns

AC measuring condition

- Output level: High 2.2 V/Low 0.8 V, C_L = 50 pF (However, C_L = 100 pF for AD0 to AD15, A0 to A23, ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HWR}}$, $R/\overline{\text{W}}$, CLK, $\overline{\text{RAS}}$, $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$)
- Input level: High 2.4 V/Low 0.45 V (AD0 to AD15) High $0.8 \times V_{CC}$ /Low $0.2 \times V_{CC}$ (except AD0 to AD15)

	Denemeter	Ourseland	Vari	able	10	MHz	Unit
INO.	Parameter	Symbol	Min	Max	Min	Max	
1	Osc. period (= x)	tosc	100	31250	100		ns
2	CLK pulse width	tCLK	2x - 40		160		ns
3	A0 to A23 fall \rightarrow CLK hold	t _{AK}	0.5x - 30		20		ns
4	CLK valid \rightarrow A0 to A 23 hold	t _{KA}	1.5x – 80		70		ns
5	A0 to A15 valid \rightarrow ALE fall	t _{AL}	0.5x - 35		15		ns
6	ALE fall \rightarrow A0 to A15 hold	t _{LA}	0.5x - 35		15		ns
7	ALE high pulse width	tLL	x - 60		40		ns
8	ALE fall $\rightarrow \overline{RD} / \overline{WR}$ fall	tLC	0.5x - 35		15		ns
9	$\overline{RD} / \overline{WR}$ rise $\rightarrow ALE$ rise	tCL	0.5x - 40		10		ns
10	A0 to A15 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	tALC	x – 50		50		ns
11	A0 to A23 valid $\rightarrow \overline{RD} / \overline{WR}$ fall	t _{ACH}	1.5x – 50		100		ns
12	$\overline{\text{RD}}$ / $\overline{\text{WR}}$ rise \rightarrow A0 to A23 hold	t _{CA}	0.5x - 40		10		ns
13	A0 to A15 valid \rightarrow D0 to D15 input	tADL		3.0x - 110		190	ns
14	A0 to A23 valid \rightarrow D0 to D15 input	t _{ADH}		3.5x – 125		225	ns
15	$\overline{\text{RD}}$ fall \rightarrow D0 to D15 input	t _{RD}		2.0x - 115		85	ns
16	RD low pulse width	t _{RR}	2.0x - 40		160		ns
17	$\overline{\text{RD}}$ rise \rightarrow D0 to D15 hold	tHR	0		0		ns
18	$\overline{\text{RD}}$ rise \rightarrow A0 to A15 output	t _{RAE}	x – 25		75		ns
19	WR low pulse width	tww	2.0x - 40		160		ns
20	D0 to D15 valid $\rightarrow \overline{\text{WR}}$ rise	t _{DW}	2.0x - 120		80		ns
21	$\overline{\text{WR}}$ rise \rightarrow D0 to D15 hold	t _{WD}	0.5x - 40		10		ns
22	A0 to A23 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tAWH		3.5x – 130		220	ns
23	A0 to A15 valid $\rightarrow \overline{\text{WAIT}}$ input $\begin{pmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{AWL}		3.0x - 100		200	ns
24	$\overline{\text{RD}} / \overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold } \begin{bmatrix} (1+N) \text{ WAIT} \\ \text{mode} \end{bmatrix}$	t _{CW}	2.0x + 0		200		ns
25	A0 to A23 valid \rightarrow Port input	t _{APH}		2.5x - 245		5	ns
26	A0 to A23 valid \rightarrow Port hold	t _{APH2}	2.5x + 50		300		ns
27	\overline{WR} rise \rightarrow Port valid	t _{CP}		200		200	ns
28	A0 to A23 valid $\rightarrow \overline{RAS}$ fall	t _{ASRH}	1.0x - 60		40		ns
29	A0 to A15 valid $\rightarrow \overline{RAS}$ fall	t _{ASRL}	0.5x - 40		10		ns
30	\overline{RAS} fall \rightarrow D0 to D15 input	t _{RAC}		2.5x - 90		160	ns
31	\overline{RAS} fall \rightarrow A0 to A15 hold	tRAH	0.5x - 25		25		ns
32	RAS low pulse width	t _{RAS}	2.0x - 40		160		ns
33	RAS high pulse width	t _{RP}	2.0x - 40		160		ns
34	$\overline{\text{CAS}}$ fall $\rightarrow \overline{\text{RAS}}$ rise	t _{RSH}	1.0x - 55		45		ns
35	$\overline{\text{RAS}}$ rise $\rightarrow \overline{\text{CAS}}$ rise	tRSC	0.5x - 25		25		ns
36	$\overline{\text{RAS}}$ fall $\rightarrow \overline{\text{CAS}}$ fall	t _{RCD}	1.0x - 40		60		ns
37	$\overline{\text{CAS}}$ fall \rightarrow D0 to D15 input	tCAC		1.5x – 120		30	ns
38	CAS low pulse width	tCAS	1.5x – 40		110		ns

on.)
)]

AC measuring condition

- Output level: High $0.7 \times V_{CC}/Low 0.3 \times V_{CC}$, $C_L = 50 \text{ pF}$
- Input level: High $0.9 \times V_{\rm CC}/Low~0.1 \times V_{\rm CC}$

TOSHIBA

(1) Read cycle



Note: Since the CPU accesses the internal area to read data from a port, the control signals of external pins such as \overline{RD} and \overline{CS} are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.





Note: Since the CPU accesses the internal area to write data to a port, the control signals of external pins such as \overline{WR} and \overline{CS} are not enabled. Therefore, the above waveform diagram should be regarded as depicting internal operation. Please also note that the timing and AC characteristics of port input/output shown above are typical representation. For details, contact your local Toshiba sales representative.

4.4 AD Conversion Characteristics

			A	$V_{CC} = V_{CC}, AV_{SS} =$	V _{SS}
Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	V _{REFH}	V _{CC} – 0.2 V	V _{CC}	V _{CC}	
Analog reference voltage (-)	V _{REFL}	V _{SS}	V _{SS}	V _{SS} + 0.2 V	V
Analog input voltage range	V _{AIN}	V _{REFL}		V _{REFH}	
Analog current for analog reference voltage $V_{CC} = 5 V \pm 10\%$ <vrefon> = 1</vrefon>	I _{REF}		0.5	1.5	mA
$V_{CC} = 5 V \pm 10\%$ <vrefon> = 0</vrefon>	$(V_{REFL} = 0 V)$		0.02	5.0	μA
Error (not including quantizing errors)	_		±3.0	±6	LSB

Note 1: 1LSB = $(V_{REFH} - V_{REFL}) / 2^{10} [V]$

Note 2: The operation above is guaranteed for $f_{FPH} \geq 4 \mbox{ MHz}.$

Note 3: The value $I_{\mbox{CC}}$ includes the current which flows through the AVCC pin.

Note 4: The operation of this AD converter is guaranteed at 5 V \pm 10%.

4.5 Serial Channel Timing

(1) I/O interface mode

a. SCLK input mode

Parameter	Symbol	Vari	able 32.768 kHz (Note 1)		10 MHz		20 MHz		Unit	
		Min	Max	Min	Max	Min	Max	Min	Max	
SCLK cycle	tSCY	16x		488 μs		1600		800		ns
$\begin{array}{l} \mbox{Output data} \rightarrow \mbox{Rising edge or falling} \\ \mbox{edge (Note 2) of SCLK} \end{array}$	toss	t _{SCY} /2 - 5x - 50		91.5 μs		250		100		ns
SCLK rising edge or falling edge (Note 2) \rightarrow Output data hold	tOHS	5x - 100		152 μs		400		150		ns
SCLK rising edge or falling edge (Note 2) \rightarrow Input data hold	tHSR	0		0		0		0		ns
SCLK rising edge or falling edge (Note 2) \rightarrow Effective data input	tSRD		t _{SCY} - 5x - 100		336 µs		1000		450	ns

Note 1: System clock is fs, or input clock to prescaler is divisor clock of fs.

Note 2: The rising edge is used in SCLK rising mode.

The falling edge is used SCLK falling mode.

b. SCLK output mode

Parameter	Symbol	Variable		32.768 kHz (Note)		10 MHz		20 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
SCLK cycle (Programmable)	tSCY	16X	8192X	488	250 ms	1.6	819.2	0.8	409.6	μS
Output data \rightarrow SCLK rising edge	toss	t _{SCY} – 5X – 150		427 μs		1250		550		ns
SCLK rising edge \rightarrow Output data hold	tohs	2x - 80		60 µs		120		20		ns
SCLK rising edge \rightarrow Input data hold	t _{HSR}	0		0		0		0		ns
SCLK rising edge \rightarrow Effective data input	t _{SRD}		t _{SCY} – 2x – 150		428 μs		1250		550	ns



Note: System clock is fs, or input clock to prescaler is divisor clock of fs.

Parameter	Ourseland	Var	10	ИНz	20 MHz		Lincit	
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock cycle	t _{VCK}	8X + 100		900		500		ns
Low level clock pulse width	t _{VCKL}	4X + 40		440		240		ns
High level clock pulse width	t _{VCKH}	4X + 40		440		240		ns

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6 and TI7)

4.7 Interrupt and Capture

(1) $\overline{\text{NMI}}$, INT0 interrupts

Parameter	Cumhal	Vari	10 1	ЛНz	20 N	Linit		
Falameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
NMI, INTO low level pulse width	t _{INTAL}	4X		400		200		ns
NMI, INTO high level pulse width	t _{INTAH}	4X		400		200		ns

(2) INT4 to 7 interrupt, capture

The INT4 to 7 input pulse width depends on the CPU operation clock and timer (9-bit prescaler). The following shows the pulse width for each clock.

System Clock Prescaler Clo		t _{INTBL} (INT4 to 7 low-level pulse width) t _{INTBH} (INT4 to 7 high-level pulse width)					
Selected	Selected	Variable	20 MHz	Variable	20 MHz	Unit	
<sysck></sysck>	<prck1:0></prck1:0>	Min	Min	Min	Min		
	00 (f _{IFPH})	8X + 100	500	8X + 100	500	ns	
0 (fc)	01 (fs)	8XT + 0.1	244.3	8XT + 0.1	244.3		
	10 (fc/16)	128X + 0.1	6.5	128X + 0.1	6.5		
1 (fs)	00 (f _{IFPH})	8YT 0.1	244.2	8YT 0.1	244.3	μs	
(Note 2)	01 (fs)	0/1 + 0.1	244.3	0/1 + 0.1	244.3		

Note 1: XT represents the frequency of the low-frequency clock fs. It is calculated at fs = 32.768 kHz.

Note 2: When using fs as the system clock, fc/16 cannot be selected as the prescaler clock.

4.8 SCOUT Pin AC Characteristics

Parameter	Cumbal	Vari	10 MHz		20 MHz		Linit	
Falameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
High-level pulse width $V_{CC} = 5 \ V \pm 10\%$		0.5X – 10		40		15		
High-level pulse width $V_{CC} = 3 V \pm 10\%$	^I SCH	0.5X – 20		30		_	_	ns
Low-level pulse width $V_{CC} = 5 \text{ V} \pm 10\%$		0.5X – 10		40		15		-
Low-level pulse width $V_{CC} = 3 \text{ V} \pm 10\%$	'SCL	0.5X – 20		30		_	_	115

Measurement condition

• Output level: High 2.2 V/Low 0.8 V, $C_L = 10 pF$





4.9 Timing Chart for Bus Request (BUSRQ)/Bus Acknowledge (BUSAK)

Paramotor		Variable		10 MHz		20 MHz		Linit
Falaillelel		Min	Max	Min	Max	Min	Max	Unit
BUSRQ set-up time to CLK	tBRC	120		120		120		ns
$CLK \rightarrow \overline{BUSAK}$ falling edge	tCBAL		0.5x + 120		270		195	ns
$CLK \rightarrow \overline{BUSAK}$ rising edge	t _{CBAH}		0.5x + 40		90		65	ns
Output buffer off to BUSAK	t _{ABA}	0	80	0	80	0	80	ns
BUSAK to output buffer on	t _{BAA}	0	80	0	80	0	80	ns

Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.

Note 2: This line shows only that the output buffer is in the off state.

It does not indicate that the signal level is fixed.

Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

4.10 Recommended Oscillator

The TMP93CM40 is evaluated with various resonators. The evaluation results are displayed below to enable appropriate selection for any given application.

- Note: The load capacitance of the resonator consists of the load capacitors C1 and C2 which are to be connected, and the floating capacitance of the target board. Even if the specified values of C1 and C2 are used, there is a possibility that the oscillator will malfunction due to varying load capacitance on the target boards. Hence the oscillator's wiring patterns on the board should be designed to be as short as possible. It is recommended that evaluation of the resonators be conducted on the target board.
- (1) Examples of resonator connection





Figure 1: Example of High-frequency Resonator Connection

Figure 2: Example of Low-frequency Resonator Connection

$Ta = -20 \text{ to } 80^\circ$												
Parameter Frequ (MH	Frequency		Reco	mmended	Value							
	(MHz)	Recommended Resonator	C ₁ [pF]	C ₂ [pF]	R _d [kΩ]	V _{CC} [V]						
		CSA4.00MGU	30	30								
	4.00	CST4.00MGWU	(30) (Note 2)	(30) (Note 2)		27 to 55						
High-frequency		CSA10.00MTZ093	30	30	0	2.7 10 0.0						
oscillation	10.00	CST10.00MTW093	(30) (30) (Note 2) (Note 2)									
	16.00	CSA16.00MXZ040	5	5		4 E to E E						
	20.00	CSA20.00MXZ040		5		4.0 10 5.5						

(2) Ceramic resonator: Murata Manufacturing. Co., Ltd. (Note 1)

Note 1: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change.

For up-to-date information, please refer to the following URL: http://www.murata.com/

Note 2: For built-in condenser type

5. Package Dimensions

P-QFP100-1414-0.50

Unit: mm

