## HIGH FREQUENCY 2-PHASE, SINGLE OR DUAL OUTPUT SYNCHRONOUS STEP DOWN CONTROLLER WITH OUTPUT TRACKING AND SEQUENCING <br> Features <br> Description

- Dual Synchronous Controller with $180^{\circ}$ Out of Phase Operation
- Configurable to 2-Independent Outputs or Current Shared Single Output
- Output Voltage Tracking
- Power up / down Sequencing
- Current Sharing Using Inductor's DCR
- $+/-1 \%$ Accurate Reference Voltage
- Programmable Switching Frequency up 600kHz
- Programmable Over Current Protection
- Hiccup Current Limit Using MOSFET $R_{\text {ds(on) }}$ sensing
- Latched Overvoltage Protection
- Dual Programmable Soft-Starts
- Programmable Enable Input
- Pre-Bias Start-up
- Dual Power Good Outputs
- On Board Regulator
- External Frequency Synchronization
- Thermal Protection
- 32-Lead MLPQ Package


## Applications

- Embedded Telecom Systems
- Distributed Point of Load Power Architectures
- Computing Peripheral Voltage Regulator
- Graphics Card
- General DC/DC Converters

The IR3622A IC integrates a dual synchronous Buck controller, providing a high performance and flexible solution. The IR3622A can be configured as 2 -independent outputs or as current shared single output. The current share configuration is ideal for high current applications.

The IR3622A enables output tracking and sequencing of multiple rails in either ratiometric or simultaneous fashion. The IR3622A features $180^{\circ}$ out of phase operation which reduces the required input/output capacitance and results in lower number of capacitors. The switching frequency is programmable from 200 kHz to 600 kHz per phase using one external resistor. In addition, IR3622A also allows the switching frequency to be synchronized to an external clock signal.
Other key features offered by this device include two independent programmable soft starts, two independent power good outputs, precision enable input, and under voltage lockout function. The current limit is provided by sensing the lower MOSFET's on-resistance for optimum cost and performance. The output voltages are monitored through dedicated pins to protect against open circuit, and enhance faster response to an overvoltage event.


| ABSOLUTE MAXIMUM RATINGS <br> (Voltages referenced to GND) |  |
| :---: | :---: |
| - Vcc, VcL Supply Voltage | -0.5V to 16V |
| $\cdot \mathrm{VcH} 1, \mathrm{VcH} 2$ | -0.5 V to 30 V |
| -PGood1, PGood2 | -0.5V to 16V |
| -HDrv1, HDrv2 | -0.5V to 30V (-2V for 100ns) |
| -LDrv1, LDrv2 | -0.5V to 16V (-2V for 100ns) |
| $\bullet$ Gnd to PGnd | +/-0.3V |
| -Storage Temperature Range | $-65^{\circ} \mathrm{C}$ To $150^{\circ} \mathrm{C}$ |
| - Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$ |
| -ESD Classification | JEDEC, JESD22-A114 (1KV) |
| $\bullet$-Moisture Sensitivity Level | JEDEC, Level 3 @ $260^{\circ} \mathrm{C}$ |

Caution: Stresses above those listed in "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and function of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to "Absolute Maximum Rating" conditions for extended periods may affect device reliability.

## Package Information


*Exposed pad on underside is connected to a copper pad through vias for 4-layer PCB board design

## Recommended Operating Conditions

| Symbol | Definition | Min | Max | Units |
| :--- | :--- | :---: | :---: | :---: |
| Vcc, VcL | Supply Voltage | 4.5 | 14.5 | V |
| $\mathrm{VcH} 1, \mathrm{VcH} 2$ | Supply Voltage | Converter Voltage + 5V | 28 | V |
| Fs | Operating frequency | 200 | 600 | kHz |
| $\mathrm{Tj}^{*}$ | Junction temperature | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

* The Operating Junction Temperature for 5 V application is $0^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$


## Electrical Specifications

Unless otherwise specified, these specification apply over $\mathrm{Vcc}=\mathrm{VcL}=\mathrm{VcH1}=\mathrm{VcH} 2=12 \mathrm{~V}, 0^{\circ} \mathrm{C}<\mathrm{Tj}<105^{\circ} \mathrm{C}$

| Parameter | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Accuracy |  |  |  |  |  |  |
| FB1,2 Voltage | $\mathrm{V}_{\text {FB }}$ | $\mathrm{Vp1}=\mathrm{Vp} 2=\mathrm{Vref}=0.8 \mathrm{~V}$ |  | 0.8 |  | V |
| Accuracy |  | $0^{\circ} \mathrm{C}<\mathrm{Tj}<125^{\circ} \mathrm{C}$ | -1 |  | +1 | \% |
|  |  | $-40^{\circ} \mathrm{C}<\mathrm{Tj}<125^{\circ} \mathrm{C}$; Note2 | -1.5 |  | +1.5 | \% |
| Supply Current |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Static) | $\mathrm{I}_{\mathrm{CC}}$ (Static) | SS=0V, No Switching |  | 13 | 18 | mA |
| $\mathrm{V}_{\mathrm{CC}}$ Supply Current (Dynamic) | $\mathrm{I}_{\text {cc }}$ (Dynamic) | $\mathrm{Fs}=300 \mathrm{kHz}, \mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}$ |  | 20 | 30 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ Supply Current (Static) | $\mathrm{I}_{\text {CL }}$ (Static) | SS=0V, No Switching |  | 8 | 10 | mA |
| $\mathrm{V}_{\mathrm{CL}}$ Supply Current (Dynamic) | $\mathrm{I}_{\mathrm{CL}}$ (Dynamic) | $\mathrm{Fs}=300 \mathrm{kHz}, \mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}$ |  | 30 | 42 | mA |
| $\mathrm{V}_{\mathrm{CH} 1,2}$ Supply Current (Static) | $\mathrm{I}_{\mathrm{CH}}$ (Static) | SS=0V, No Switching |  | 9 | 11 | mA |
| $\mathrm{V}_{\mathrm{CH} 1,2}$ Supply Current (Dynamic) | $\mathrm{I}_{\text {CH }}$ (Dynamic | $\mathrm{Fs}=300 \mathrm{kHz}, \mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}$ |  | 30 | 42 | mA |
| Under Voltage Lockout, Enable |  |  |  |  |  |  |
| $\mathrm{V}_{\text {cc }}$-Start Threshold | $\mathrm{V}_{\text {cc_ }}$ UVLO(R) | Supply ramping up | 3.9 | 4.1 | 4.3 | V |
| $\mathrm{V}_{\text {cc }}$-Stop Threshold | $\mathrm{V}_{\text {cc_ }}$ UVLO(F) | Supply ramping down | 3.7 | 3.8 | 4.1 | V |
| $\mathrm{V}_{\text {cc }}$-Hysteresis |  | Supply ramping up and down | 0.15 | 0.25 | 0.3 | V |
| Enable-Threshold | En_UVLO | Supply ramping up | 1.14 | 1.24 | 1.34 | V |
| Enable-Hysteresis |  | Supply ramping up and down | 0.15 | 0.22 | 0.33 | V |
| Oscillator |  |  |  |  |  |  |
| Frequency Range | $\mathrm{F}_{\mathrm{S}}$ |  | 200 |  | 600 | kHz |
| Accuracy |  | Fs=300kHz | -12 |  | +12 | \% |
| Ramp Amplitude | Vramp | Note1 |  | 1.25 |  | V |
| Min Duty Cycle | Dmin | $\mathrm{Fb}=1 \mathrm{~V}$ |  |  | 0 | \% |
| Min Pulse Width | Dmin(ctrl) | $\mathrm{F}_{\mathrm{S}}=300 \mathrm{kHz}$, Note1 |  |  | 150 | ns |
| Max duty Cycle | Dmax | $\mathrm{F}_{\mathrm{S}}=300 \mathrm{kHz}, \mathrm{Fb}=0.6 \mathrm{~V}$ | 84 |  |  | \% |
| Sync Frequency Range | Sync(F) | 20\% above free running Freq |  |  | 1200 | kHz |
| Sync Pulse Duration | Sync(Pulse) |  | 200 | 300 |  | ns |
| Sync High Level Threshold | Sync(H) |  | 2 |  |  | V |
| Sync Low Level Threshold | Sync(L) |  |  |  | 0.6 | V |

## International

IER Rectifier

## Electrical Specifications

| Parameter | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier 1, 2 |  |  |  |  |  |  |
| Fb Voltage Input Bias Current | IFB | SS $=3 \mathrm{~V}$ |  | -0.1 | -0.5 | $\mu \mathrm{A}$ |
| E/A Source/Sink Current | I(source/Sink) |  | 120 | 200 | 280 | $\mu \mathrm{A}$ |
| Transconductance | gm1,2 |  | 3000 |  | 4500 | $\mu \mathrm{mho}$ |
| Input offset Voltage | Voffset | Fb to Vref | -4 | 0 | +4 | mV |
| VP Voltage Range | VP | Note1 | 0.4 |  | Vcc-2 | V |
| Internal Regulator |  |  |  |  |  |  |
| Output Accuracy | Vout3 |  | 6.7 | 7.2 | 7.7 | V |
| Dropout | Vdrop | $\mathrm{Vcc}(\mathrm{min})=9 \mathrm{~V}$, Isource $=100 \mathrm{~mA}$ |  |  | 2 | V |
| Current Limit | Ishort |  | 110 |  |  | mA |
| Soft Start/SD |  |  |  |  |  |  |
| Soft Start Current | ISS | Source/Sink | 18 | 23 | 28 | $\mu \mathrm{A}$ |
| Shutdown Threshold | SD |  |  |  | 0.25 | V |
| Over Current Protection |  |  |  |  |  |  |
| OCSET Current | locset |  | 16 | 20 | 24 | $\mu \mathrm{A}$ |
| Hiccup Duty Cycle | Hiccup(duty) | Ihiccup / locset, Note1 |  | 5 |  | \% |
| Over Voltage Protection |  |  |  |  |  |  |
| OVP Trip Threshold | OVP(trip) |  | 1.1Vref | 1.15Vref | 1.2Vref | V |
| OVP Fault Prop Delay | OVP(delay) | Output Forced to 1.25Vref |  |  | 5 | $\mu \mathrm{S}$ |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal shutdown |  | Note1 |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal shutdown Hysteresis |  | Note1 |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| Power Good |  |  |  |  |  |  |
| Vsen Lower Trip point | $V$ sen(trip) | Vsen Ramping Down | 0.8Vref | 0.9Vref | 0.95Vref | V |
| PGood Output Low Voltage | PG(voltage) | $\mathrm{I}_{\text {PGood }}=2 \mathrm{~mA}$ |  | 0.1 | 0.5 | V |
| Output Drivers |  |  |  |  |  |  |
| LO, Drive Rise Time | Tr(Lo) | $\mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}, \mathrm{Fs}=300 \mathrm{KHz}$, 2v to 9v |  | 25 | 50 | ns |
| LO Drive Fall Time | Tf(Lo) | $\mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}, \mathrm{Fs}=300 \mathrm{KHz}$, 9v to 2v |  | 25 | 50 | ns |
| HI Drive Rise Time | $\mathrm{Tr}(\mathrm{Hi})$ | $\mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}, \mathrm{Fs}=300 \mathrm{KHz}$, 2v to 9v |  | 25 | 50 | ns |
| HI Drive Fall Time | Tf(Hi) | $\mathrm{C}_{\text {LOAD }}=3.3 \mathrm{nF}$, $\mathrm{Fs}=300 \mathrm{KHz}$, 9v to 2v |  | 25 | 50 | ns |
| Dead Band Time | Tdead | See Figure1 | 20 | 60 | 100 | ns |
| Seq Input |  |  |  |  |  |  |
| Seq Threshold | Seq | On | 2.0 |  |  | V |
|  |  | Off |  |  | 0.3 |  |
| Tracking |  |  |  |  |  |  |
| Track voltage range | TK | Note1 | 0 |  | Vcc | V |

Note1: Guaranteed by design but not test in production
Note2: Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production


Fig. 1: Rise / Fall and deadband time for driver section

| Pin\# Pin Name |  | Description |
| :---: | :--- | :--- |
| 1 | Rt | Connecting a resistor from this pin to ground sets the switching frequency <br> (see figure 16 on page 17 for selecting resistor value) |
| 2 | Vsen2 | Sense pin for OVP2 and Power Good2, Channel 2 |
| 3 | Fb2 | Inverting input to the error amplifier2 |
| 4 | Comp2 | Compensation pin for the error amplifier2 |
| 5 | SS2/SD2/Mode | Soft start for channel 2, can be used as SD pin. Float this pin for current <br> share single output application |
| 6 | OCSet2 | Current limit set point for channel2 |
| 7,17 | VcH2, VcH1 | Supply voltage for the high side output drivers. These are connected to <br> voltage that must be typically 6V higher than their bus voltages. A 0.1uF <br> high frequency capacitor must be connected from these pins to PGND to <br> provide peak drive current capability |
| 8,16 | HDrv2, HDrv1 | Output drivers for the high side power MOSFETs |
| 9 | Enable | Enable pin, recycling this pin will reset OV, SS and Prebias latch |
| 10,14 | PGnd2, PGnd1 | These pins serve as the separate grounds for MOSFET drivers and should <br> be connected to the system's ground plane |
| 11,13 | LDrv2, LDrv1 | Output drivers for the synchronous power MOSFETs |
| 12 | VcL | Supply voltage for the low side output drivers |
| 15 | Seq | Enable pin for tracking and sequencing. If this pin is not used <br> connect it to Vout3 |
| 18 | OCSet1 | Current limit set point for Channel 1 |
| 19 | SS1/SD1 | Soft start for Channel 1, can be used as SD pin |
| 20 | Comp1 | Compensation pin for the error amplifier1 |
| 21 | Fb1 | Inverting input to the error amplifier1 |
| 22 | Vsen1 | Sense pin for OVP1 and Power Good1, Channel 1 |
| 23 | Sync | External synchronization pin |
| 24 | PGood2 | Power Good pin output for channel 2, open collector. This pin needs to be <br> externally pulled high |
| 25 | Vp1 | Non inverting input of error amplifier1 |
| 26 | Vp2 | Non inverting input of error amplifier2 |
| 27 | VREF | Reference Voltage |
| 28 | Gnd | IC's Ground |
| 29 | PGood1 | Power Good pin output for Channel 1, open collector. This pin needs to be <br> externally pulled high |
| 30 | Vcc | Supply voltage for the internal blocks of the IC. A 0.1uF high frequency <br> capacitor must be connected from this pin to Gnd. |
| 31 | Vout3 | Output of the internal regulator. A 0.1uF high frequency capacitor must be <br> connected from this pin to PGnd. |
| simultaneous). If this pin is not used connect it to Vout3 |  |  |

## Block Diagram



Fig. 2: Simplified block diagram of the IR3622A

TYPICAL OPERATING CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}\right)$







TYPICAL OPERATING CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}\right)$







## Circuit Description

## THEORY OF OPEARTION

## Introduction

The IR3622A is a versatile device for high performance buck converters. It consists of two synchronous buck controllers which can be operated either in two independent outputs mode or in current share single output mode for high current applications.
The timing of the IC is provided by an internal oscillator circuit which generates two-180out-ofphase clock that can be externally programmed up to 600 kHz per phase.

## Under-Voltage Lockout

The under-voltage lockout circuit monitors two signals (Vcc and Enable). This ensures the correct operation of the converter during power up and power down sequence. The driver outputs remain in the off state whenever one of these signals drop below set thresholds. Normal operation resumes once these signals rise above the set values. Figure 3 shows a typical start up sequence.

## Enable

The enable features another level of flexibility for start up. The Enable has precise threshold which is internally monitored by under-voltage lockout circuit.
It's threshold can be externally programmed to desired level by using two external resistors, so the converter doesn't start up until the input voltage is sufficiently high (see figure 3 ).


Fig. 3: Normal Start up, Enable threshold is externally set to 11V Seq pin is pulled to Vout3 prior to start up

## Internal Regulator

The IR3622A features an on-board 7.2V regulator with short circuit protection. The regulator is capable of sourcing current up to 100 mA . This integrated regulator can be used to generate the necessary bias voltage for drivers, an example of how this can be used is shown in figure 23, page26.

## Out-of-Phase Operation

The IR3622A drives its two output stages $180^{\circ}$ out-of-phase. In current share mode single output, the two inductor ripple currents cancel each other and result in a reduction of the output current ripple and yield a smaller output capacitor for the same voltage ripple requirement. Figure 4 shows two channels inductor current and the resulting voltage ripple at the output.


Fig. 4: Current ripple cancellation for output

In addition, the $180^{\circ}$ out of phase contributes to input current cancellation. This results in much smaller input capacitor's RMS current and reduces the number of required input capacitors. Figure 5 shows the equivalent RMS current.


Fig. 5: Input RMS value vs. Duty Cycle

## Mode Selection

The IR3622A can operate as a dual output independently regulated buck converter, or as a 2 phase single output buck converter (current share mode). The SS2 pin is used for mode selection. In current share mode this pin should be floating. In the dual output mode, a soft start capacitor must be connected from this pin to the ground to program the start time for the second output.

## Independent Mode

In this mode the IR3622A provides control to two independent output power supplies with either common or different input voltages. The output voltage of each individual channel is set and controlled by the output of the error amplifier, which is the amplified error signal from the sensed output voltage and the reference voltage. The error amplifier output voltage is compared to the ramp signal thus generating fixed frequency pulses of variable duty-cycle, (PWM) which are applied to the internal MOSEFT drivers. Figure 24 shows a typical schematic for such application.

## Current Share Mode

This feature allows to connect both outputs together to increase current handling capability of the converter to support a common load. In the current sharing mode, error amplifier 1 becomes the master which regulates the common output voltage and the error amplifier 2 performs the current sharing function, figure 6 shows the configuration of error amplifier 2.
In this mode, IR3622A makes sure the master channel starts first followed by slave channel to prevent any glitch during start up. This is done by clamping the output of slave's error amplifier until the master channel generates the first PWM signal.
At no load condition the slave channel may be kept off depending on the offset of the error amplifier.

## Lossless Inductor Current Sensing

The IR3622A uses a lossless current sensing for current share purposes. The inductor current is sensed by connecting a series resistor and a capacitor network in parallel with the inductor and by measuring the voltage across the capacitor. The measured voltage is proportional to the inductor current. This is shown figure 6. The voltage across the inductor's DCR can be expressed by:

$$
\begin{gathered}
V_{R L 1}(s)=\left(V_{\text {in }}-V_{\text {out }}\right)^{*} \frac{R_{L 1}}{R_{L 1}+s L_{1}} \quad---(1) \\
V_{R L 1}(s)=I_{L 1} * R_{L 1} \quad---(2)
\end{gathered}
$$

The voltage across the $\mathrm{C}_{1}$ can expressed by:

$$
\begin{equation*}
V_{c 1}(s)=\left(V_{\text {in }}-V_{\text {out }}\right) * \frac{1 / s C_{1}}{R_{1}+1 / s C_{1}} \tag{3}
\end{equation*}
$$

Combining equations (1),(2) and (3) result in the following expression for $\mathrm{V}_{\mathrm{C} 1}$ :

$$
\begin{equation*}
V_{C 1}(s)=I_{L 1} * \frac{R_{L 1}+s L_{1}}{1+s R_{1}{ }^{*} C_{1}} \tag{4}
\end{equation*}
$$

Usually the resistor $\mathrm{R}_{1}$ and $\mathrm{C}_{1}$ are chosen so that the time constant of $R_{1}$ and $C_{1}$ equals the time constant of the inductor which is the inductance $L_{1}$ over the inductor's $\operatorname{DCR}\left(R_{L 1}\right)$. If the two time constants match, the voltage across $\mathrm{C}_{1}$ is proportional to the current through $\mathrm{L}_{1}$, and


Fig. 6: Loss Less inductor current sensing and current sharing
the sense circuit can be treated as if only a sense resistor with the value $R_{\mathrm{L} 1}$ was used.

$$
\begin{aligned}
& \text { If }: R_{1} * C_{1}=\frac{L_{1}}{R_{L 1}} \\
& V_{C}(s) \approx I_{L 1} * R_{L 1}
\end{aligned}
$$

The mismatch of the time constant does not affect the measurements of inductor DC current, but affects the AC component of the inductor current.

## Soft-Start

The IR3622A has programmable soft-start to control the output voltage rise and limit the inrush current during start-up. It provides a separate soft-start function for each output. This will enable to sequence the outputs by controlling the rise time of each output through selection of different value soft-start capacitors.
To ensure correct start-up, the soft-start sequence initiates when the Vcc and Enable rise above their threshold and generate the Power On Reset (POR) signal. Soft-start function operates by sourcing an internal current to charge an external capacitor to about 3 V . Initially, the soft-start function clamps the error amplifier's output of the PWM converter.

## Soft-Start (cont.)

During power up, the converter output starts at zero and thus the voltage at Fb is about 0 V . An internal voltage-controlled current source (64uA) injects current into the Fb pin and generates a voltage about 1.6 V ( 64 ux 25 K ) across the negative input of error amplifier, see figure 7. This keeps the output of the error amplifier low.
The magnitude of this current is inversely proportional to the voltage at the soft-start pin. The 23uA current source starts to charge up the external capacitor. In the mean time, the softstart voltage ramps up, the current flowing into Fb pin starts to decrease linearly and so does the voltage at the negative input of error amplifier.
When the soft-start voltage reaches about 1 V , the voltage at the negative input of the error amplifier is approximately 0.8 V .
As the soft-start capacitor voltage charges up, the current flowing into the Fb pin keeps decreasing.
The feedback voltage increases linearly as the injecting current goes down. The injecting current drops to zero when soft-start voltage is around 1.8 V and the output voltage goes into steady state. Figure 8 shows the theoretical operational waveforms during soft-start.
The output start-up time is the time period when soft-start capacitor voltage increases from 1 V to 1.8 V . The start-up time will be dependent on the size of the external soft-start capacitor. The startup time can be estimated by:

$$
23 \mu A * \frac{T_{\text {stat }}}{C_{\text {ss }}}=1.8 \mathrm{~V}-1 \mathrm{~V}
$$

For a given start up time, the soft-start capacitor $(\mathrm{nF})$ can be estimated as:

$$
\begin{equation*}
C_{s s} \cong \frac{23(\mu A) * T_{\text {stat }}(m s)}{0.8(V)} \tag{5}
\end{equation*}
$$

For normal start up the Seq pin should be pulled high (usually can be connected to Vout3).


Fig. 7: Soft-Start circuit for IR3622A


Fig. 8: Theoretical operation waveforms during soft-start

## Output Voltage Tracking and

## Sequencing

The IR3622A can accommodate a full spectrum of user programmable tracking and sequencing options using Track, Seq, Enable and Power Good pins.
Through these pins both simple voltage tracking such as that required by the DDR memory application or more sophisticated sequencing such as ratiometric or simultaneous can be implemented.
The Seq pin controls the internal current sources to set the power up or down sequencing. Toggle this pin high for power up, and toggle this pin low for power down.
The Track pin is used to determine the second channel output for either ratiometric or simultaneous by using two external resistors. Figure 9 shows how these pins are configured for different sequencing mode.


Fig. 9: Using Seq and Track pin for different sequencing

In general the $R_{A}$ and $R_{B}$ set the output voltage for the first output and $R_{C}$ and $R_{D}$ set the output voltage for the second output.
For simultaneous vs. ratiometric, RE and RF can be selected according to the table below:

| Track Pin |  |
| :---: | :--- |
| Simultaneously | $R_{E}=R_{C}, R_{F}=R_{D}$ |
| Ratiometric | $R_{E}=R_{A}, R_{F}=R_{B}$ |



Fig. 10: Ratiometric Power Up / down


Fig. 11: Simultaneously Power up /down

## Fault Protection

The IR3622A monitors the output voltage for over voltage protection and power good indication. It senses the $R_{\text {ds(on) }}$ of low side MOSFET for over current protection. It also protects the output for prebias conditions. Figure 12 shows the IC's operating waveforms under different fault conditions.


Fig. 12: Fault Conditions
$\mathbf{t}_{0}-\mathrm{t}_{1}: \mathrm{Vcc}, \mathrm{VcH} 1, \mathrm{VcH} 2$ and Enable signals passed their respective UVLO threshold. Soft start sequence starts.
$t_{1}-t_{2}$ : Power Good signal flags high.
$t_{1}-t_{3}$ : Output voltage ramps up and reaches the set voltage.
$\mathbf{t}_{4}-\mathrm{t}_{5}$ : OC event, SS ramps down. IC in Hiccup mode.
$\mathbf{t}_{5}-\mathbf{t}_{6}$ : OC is removed, recovery sequence, fresh SS.
$t_{6}-t_{7}$ : Output voltage reaches the set voltage.
$\mathbf{t}_{8}$ : OVP event. HDrv turns off and LDrv turns on. The IC latches off.
$t_{9}-\mathbf{t}_{10}$ : Manually recycled the Vcc after latched OVP. PreBias start up.
$t_{10}-t_{11}$ : New Soft Start sequence

## Over-Current Protection

The over current protection is performed by sensing current through the $\mathrm{R}_{\mathrm{ds}(\text { on })}$ of the low side MOSFET (Q2). This method enhances the converter's efficiency and reduce cost by eliminating a current sense resistor. As shown in figure 13 , an external resistor $\left(R_{\text {SET }}\right)$ is connected between the OCSet pin and the drain of Q2 which sets the current limit set point.

The internal current source develops a voltage across $R_{\text {SET }}$. When the Q2 is turned on, the inductor current flows through the Q2 and results in a voltage drop which is given by:

$$
V_{\text {ocset }}=\left(l_{\text {ocset }} * R_{\text {ocseet }}\right)-\left(R_{\text {dssonn }} * I_{L}\right) \quad---(6)
$$



Fig. 13: Connection of over current sensing resistor
The critical inductor current can be calculated by setting:

$$
\begin{aligned}
& V_{\text {ocset }}=\left(I_{\text {ocset }} * R_{\text {ocsese }}\right)-\left(R_{\text {dsoson) }} * I_{L}\right)=0 \\
& I_{\text {SET }}=I_{L \text { (critican }}=\frac{R_{\text {ocsset }} * I_{\text {ocsset }}}{R_{\text {dsson) }}}----(7)
\end{aligned}
$$

An over current is detected if the OCSet pin goes below ground. This trips the OCP comparator and cycles the soft start function in hiccup mode.

The hiccup is performed by charging and discharging the soft-start capacitor at a certain slope rate. As shown in figure 14 the 3uA current source is used to discharge the soft-start capacitor.
The OCP comparator resets after every soft start cycles, and the converter stays in this mode until the overload or short circuit is removed. The converter will automatically recover.


Fig. 14: 3uA current source for discharging soft-start capacitor during hiccup

The OCP circuit starts sampling current when the low gate drive is about 3 V . The OCSet pin is internally clamped to approximately 1.4 V during deadtime to prevent false trigging. Figure 15 shows the OCSet pin during one switching cycle. There is about 150 ns delay to mask out the deadtime, since this node contains switching noise, this delay also functions as a filter.


Fig. 15: OCset pin during normal condition Ch1: Inductor point, Ch2:LDrv, Ch3:OCSet

The value of $\mathrm{R}_{\text {SET }}$ should be checked in an actual circuit to ensure that the over current protection circuit activates as expected. The IR3622A current limit is designed primarily as short circuit protection, "no blow up" circuit, and doesn't operate as a precision current regulator.
When the SS2 is floating, an over current condition on either phase would result in hiccup current protection.

## Pre-Bias

The IR3622A is able to start up into pre-charged output, which prevents oscillation and disturbances of the output voltage.
The output starts in asynchronous fashion and keeps the synchronous MOSFET off until the first gate signal for control MOSFET is generated. Figure below shows a typical Pre-Bias condition at start up.
Depending on system configuration, specific amount of output capacitance may be required to prevent discharging the output voltage.


## Over Voltage Protection

Over-voltage is sensed through two dedicated sense pins $\mathrm{V}_{\text {SEN } 1}$, $\mathrm{V}_{\text {SEN } 2}$. A separate OVP circuit is provided for each channel.
The OVP threshold is user programmable and can be set by two external resistors. Upon overvoltage condition of either one of the outputs, the OVP forces a latched shutdown on the fault output. In this mode, the upper FET driver turns off and the lower FET drivers turn on, thus crowbaring the output. Reset is performed by recycling the Vcc or Enable.

## Power Good

The IR3622A provides two separate open collector power good signals which report the status of the outputs. The outputs are sensed through the two dedicated $\mathrm{V}_{\text {SEN } 1}$ and $\mathrm{V}_{\text {SEN } 2}$ pins.

Once the IR3622A is enabled and the outputs reach the set value ( $90 \%$ of the Vout set point) the power good signals go open and stay open as long as the outputs stay within the set values. These pins need to be externally pulled high.

## Shutdown using Soft Start pins

The outputs can be shutdown by pulling the softstart pins below 0.3 V . This can be easily done by using an external small signal transistor. During shutdown both MOSFET drivers will be turned off. Normal operation will resume by cycling soft start pin.

## Operating Frequency Selection

The switching frequency is determined by connecting an external resistor (Rt) to ground. Figure 16 provides a graph of oscillator frequency versus Rt. The maximum recommended channel frequency is 600 kHz .


Fig. 16: Switching Frequency vs. External Resistor $\left(\mathrm{R}_{\mathrm{t}}\right)$

## Frequency Synchronization

The IR3622A is capable of accepting an external digital synchronization signal. Synchronization will be enabled by the rising edge at an external clock. Per-channel switching frequency is set by external resistor (Rt). The free running frequency oscillator frequency is twice the perchannel frequency. During synchronization, Rt is selected such that the free running frequency is 20\% below the synchronization frequency. Synchronization capability is provided for both single output current share mode and dual output configuration. The sync pin is noise immune, when unused it should be left floating.

## Thermal Shutdown

Temperature sensing is provided inside IR3622A. The trip threshold is typically set to $140^{\circ} \mathrm{C}$. When trip threshold is exceeded, thermal shutdown turns off both MOSFETs. Thermal shutdown is not latched and automatic restart is initiated when the sensed temperature drops to the normal range. There is a $20^{\circ} \mathrm{C}$ (typical) hysteresis in the shutdown threshold.

## Application Information

## Design Example:

The following is a design of typical single output current share application for IR3622A. The application circuit is shown on page 26.

$$
\begin{aligned}
& V_{\text {in }}=12 \mathrm{~V},( \pm 10 \%) \\
& V_{o}=1.8 \mathrm{~V} \\
& I_{o}=40 \mathrm{~A} \\
& \Delta V_{o} \leq 30 \mathrm{mV} \\
& F_{s}=375 \mathrm{kHz}
\end{aligned}
$$

## Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. As shown in figure 17 the Fb1 pin is the inverting input of the error amplifier, which is internally referenced to 0.8 V . The divider is set to provide 0.8 V at the Fb pin when the output is at its desired value. The output voltage is defined by the following equation:


Fig. 17: Typical application of the IR3622A for programming the output voltage

$$
V_{o}=V_{R E F} *\left(1+\frac{R_{6}}{R_{5}}\right) \quad---(8)
$$

Equation (8) can be rewritten as:

$$
R_{5}=R_{6} *\left(\frac{V_{\text {ref }}}{V_{o} V_{\text {ref }}}\right) \quad---(9)
$$

For the calculated values of $R_{5}$ and $R_{6}$ see feedback compensation section.

## Soft-Start Programming

The soft-start timing can be programmed by selecting the soft-start capacitance value. The start-up time of the converter can be calculated using the following expression:

$$
C_{s s}(n F) \cong 28.75(\mu A) * T_{\text {statrt }}(m s) \quad---(10)
$$

Where $\mathrm{T}_{\text {start }}$ is the desired start-up time (ms) For a start-up time of 5 ms , the soft-start capacitor will be 0.15 uF . Choose a ceramic capacitor at 0.15 uF .

## Input Capacitor Selection

The $180^{\circ}$ out of phase will reduce the RMS value of the ripple current seen by input capacitors. This reduces numbers of input capacitors. The input capacitors must be able to handle both the maximum ripple RMS current at the highest ambient temperature, as well as the maximum input voltage. The RMS value of current ripple for a duty cycle under $50 \%$ is expressed by:
$I_{R M S}=\sqrt{\left(l_{1}^{2} D_{1}\left(1-D_{1}\right)+l_{2}^{2} D_{2}\left(1-D_{2}\right)-2 I_{1} I_{2} D_{1} D_{2}\right)}$

Where:
${ }^{-I_{\text {RMS }}}$ is the RMS value of the input capacitor current
$-D_{1}$ and $D_{2}$ are duty cycle for each channel
$-I_{1}$ and $I_{2}$ are the output current for each channel
For $\mathrm{Io}=40 \mathrm{~A}$ and $\mathrm{D}=0.16$ (1.8V/10.8V), the $I_{\text {RMS }}=9.43 \mathrm{~A}$.

Ceramic capacitors are recommended due to their peak current capabilities. They also feature low ESR and ESL at higher frequency, which enhance circuit efficiency.
Use $10 x 22 \mathrm{uF}$, 16 V ceramic capacitor from TDK (C3225X5R1C226M).

For the single output application when the duty cycle is larger than $50 \%$ the following equation can be used to calculate the total RMS current for the input capacitor current:

$$
I_{\text {RMS }}=I_{\circ} \sqrt{(2 D(1-D)+(2-2 D))} \quad D>0.5
$$

## Inductor Selection

The inductor is selected based on output power, operating frequency and efficiency requirements. Low inductor value results in large ripple current, smaller size, faster response to a load transient but poor efficiency and high output noise. Generally, the selection of inductor value can be reduced to desired maximum ripple current in the inductor ( $\Delta i$ ) . The optimum point is usually found between $20 \%$ and $50 \%$ ripple of the output current.

For the buck converter, the inductor value for desired operating ripple current can be determined using the following relation:

$$
\begin{gathered}
V_{i n}-V_{o}=L * \frac{\Delta i}{\Delta t} ; \Delta t=D * \frac{1}{F_{s}} \\
L=\left(V_{i n}-V_{o}\right) * \frac{V_{o}}{V_{i n} * \Delta i^{*} F_{s}} \cdots-(12)
\end{gathered}
$$

Where:
$V_{\text {in }}=$ Maximum input voltage
$V_{o}=$ Output Voltage
4i = Inductor ripple current
$F_{s}=$ Switching frequency
$\Delta t=$ Turn on time
D = Duty cycle
For 2-phase single output application the inductor ripple current is chosen between $20-50 \%$ of maximum phase current

If $\Delta i \approx 50 \%\left(I_{o}\right)$, then the output inductor will be:
$\mathrm{L}=0.41 \mathrm{uH}$
The Coilcraft MLC1260-401ML ( $\mathrm{L}_{1}=0.4 \mathrm{uH}, 20 \mathrm{~A}$, $R_{L 1}=0.93 \mathrm{mOhm}$ ) is a low profile inductor suitable for this application.
Use the following equation to calculate $\mathrm{C}_{1}$ and $\mathrm{R}_{1}$ for current sensing:
(refer to figure 6 on page 12)

$$
R_{1}{ }^{*} C_{1}=\frac{L_{1}}{R_{L 1}}
$$

This results to $\mathrm{C}_{1}=1 \mathrm{uF}$ and $\mathrm{R}_{1}=0.432 \mathrm{~K}$

## Output Capacitor Selection

The voltage ripple and transient requirements determine the output capacitors types and values. The criteria is normally based on the value of the Equivalent Series Resistance (ESR). However the actual capacitance value and the Equivalent Series Inductance (ESL) are other contributing factors. The overall output voltage ripple can be expressed as:
$\Delta V_{o}=\Delta V_{o(E S R)}+\Delta V_{o(E S L)}+\Delta V_{o(C)}$
where:
$\Delta V_{\text {o(ESR) }}=\Delta l_{L}{ }^{*} E S R \quad---(13)$
$\Delta V_{\text {o(ESL) }}=\left(\frac{V_{\text {in }}}{L}\right) * E S L$
$\Delta V_{o(C)}=\frac{\Delta I_{L}}{8^{*} C_{o}{ }^{*} F_{s}}$
$\Delta V_{o}=$ Output voltage ripple
$\Delta L_{L}=$ Inductor ripple current
Therefore it is recommended to select output capacitor with low enough ESR to meet output ripple and step load transient requirements.
The output ripple is highest at maximum input voltage since $\Delta i$ increases with input voltage.

Special Polymer capacitors offers low ESR with large storage capacity per unit volume. These capacitors offer a cost effective output capacitor solution and are ideal choice when combined with a controller having high loop bandwidth.
The IR3622A can perform well with all types of capacitors.

Panasonic EEFSXOD221R (SP, 220F, 2V, 9 mOhm ) is selected for this design.

Equation (13) can be used to calculate the required ESR for the specific voltage ripple.
Four SP capacitors would meet the voltage ripple requirement.

## Power MOSFET Selection

The IR3622A uses two N-Channel MOSFETs per channel. The selection criteria to meet power transfer requirements are based on maximum drain-source voltage ( $\mathrm{V}_{\mathrm{DSS}}$ ), gate-source drive voltage $\left(\mathrm{V}_{\mathrm{gs}}\right)$, maximum output current, Onresistance $\mathrm{R}_{\mathrm{DS}(\text { on) }}$, and thermal management.
The MOSFET must have a maximum operating voltage ( $\mathrm{V}_{\mathrm{DSS}}$ ) exceeding the maximum input voltage ( $\mathrm{V}_{\text {in }}$ ).
The gate drive requirement is almost the same for both MOSFETs. Logic-level transistor can be used and caution should be taken with devices at very low gate threshold voltage $\left(\mathrm{V}_{\mathrm{gs}}\right)$ to prevent undesired turn-on of the complementary MOSFET, which results a shoot-through current.
The total power dissipation for MOSFETs includes conduction and switching losses. For the Buck converter the average inductor current is equal to the DC load current. The conduction loss is defined as:
$P_{\text {cond }}=($ upperswitch $)=I_{\text {load }}^{2} * R_{\text {ds(on) }} * D * \vartheta$
$P_{\text {cond }}=($ lowerswitch $)=l_{\text {load }}^{2} * R_{\text {dsson }} *(1-D) * \vartheta$
$\vartheta=R_{\text {dsson }}$ temperatue dependency
The $R_{\mathrm{DS}(\text { on) }}$ temperature dependency should be considered for the worst case operation. This is typically given in the MOSFET data sheet. Ensure that the conduction losses and switching losses do not exceed the package ratings or violate the overall thermal budget.
For this design, IRF6622 is selected for control FET and IRF6629 is selected for synchronous FET. These devices provide low on resistance in a compact Direct FET package.
The MOSFETs have the following data:
ControlFET(IRF6622): SyncFET(IRF6629):
$V_{d s}=25 V, Q_{g}=18.7 n C @ 10 V_{g s} \quad V_{d s}=25 V, Q_{g}=51 n C @ 10 V_{g s}$
$R_{d s(0 n)}=6.3 \mathrm{~m} \Omega @ V_{g s}=10 \mathrm{~V} \quad R_{d s(0)}=2.1 \mathrm{~m} \Omega @ V_{g s}=10 \mathrm{~V}$
The conduction losses will be: $P_{\text {con }}=1.1$ W/Phase The switching loss is more difficult to calculate, even though the switching transition is well understood. The reason is the effect of the parasitic components and switching times during the switching procedures such as turn-on / turnoff delays and rise and fall times. The control MOSFET contributes to the majority of the
switching losses in synchronous Buck converter. The synchronous MOSFET turns on under zero voltage conditions, therefore, the turn on losses for synchronous MOSFET can be neglected. With a linear approximation, the total switching loss can be expressed as:

$$
P_{s w}=\frac{V_{\text {dsoffif }}}{2} * \frac{t_{t}+t_{f}}{T} * l_{\text {load }} \cdots(13 A)
$$

Where:
$\mathrm{V}_{\mathrm{ds}(\text { off })}=$ Drain to source voltage at the off time
$\mathrm{t}_{\mathrm{r}}=$ Rise time
$\mathrm{t}_{\mathrm{f}}=$ Fall time
T = Switching period
$I_{\text {Ioad }}=$ Load current
The switching time waveforms is shown in figure18.


Fig. 18: switching time waveforms
From IRF6622 data sheet:
tr $=13 \mathrm{~ns}$
$\mathrm{tf}=14 \mathrm{~ns}$
These values are taken under a certain condition test. For more details please refer to the IRF6622 data sheet.
By using equation (13A), we can calculate the switching losses. $P_{s w}=2.8 \mathrm{~W}$
The reverse recovery loss is also another contributing factor in control FET switching losses. This is equivalent to extra current requires to remove the minority charges from synchronous FET. The reverse recovery loss can be expressed as:

$$
\begin{aligned}
& P_{\text {Qar }}=Q_{\pi}{ }^{*} t_{r}{ }^{*} F_{s} \\
& Q_{r}: \text { ReverseRecoveryCharge } \\
& t_{\pi}: \text { ReverseRecoveryTime } \\
& F_{s}: \text { SwitchingFrequency }
\end{aligned}
$$

## Feedback Compensation

The IR3622A is a voltage mode controller; the control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed loop transfer function with the highest 0 dB crossing frequency and adequate phase margin (greater than $45^{\circ}$ ).
The output LC filter introduces a double pole, $40 \mathrm{~dB} /$ decade gain slope above its corner resonant frequency, and a total phase lag of $180^{\circ}$ (see figure 19). The resonant frequency of the LC filter expressed as follows:

$$
F_{L C}=\frac{1}{2 * \pi \sqrt{L_{0} * C_{0}}} \quad---(14)
$$

Figure 19 shows gain and phase of the LC filter. Since we already have $180^{\circ}$ phase shift just from the output filter, the system risks being unstable.


Fig. 19: Gain and Phase of LC filter
The IR3622A's error amplifier is a differentialinput transconductance amplifier. The output is available for DC gain control and AC phase compensation.
The E/A can be compensated either in type II or type III compensation. When it is used in type II compensation the transconductance properties of the E/A become evident and can be used to cancel one of the output filter poles. This will be accomplished with a series RC circuit from Comp pin to ground as shown in figure 20.
This method requires that the output capacitor has enough ESR to satisfy stability requirements. In general the output capacitor's ESR generates a zero typically at 5 kHz to 50 kHz which is essential for an acceptable phase margin. The ESR zero of the output capacitor expressed as follows:


Fig. 20: Typell compensation network and its asymptotic gain plot

The transfer function (Ve/Vo) is given by:

$$
\begin{equation*}
H(s)=\left(g_{m}{ }^{*} \frac{R_{5}}{R_{5}+R_{6}}\right) * \frac{1+s R_{4} C_{9}}{s C_{9}} \tag{16}
\end{equation*}
$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:

$$
\begin{align*}
& {[H(s)]=\left(g_{m}{ }^{*} \frac{R_{5}}{R_{5}+R_{6}}\right) * R_{4}}  \tag{17}\\
& F_{z}=\frac{1}{2 \pi^{*} R_{4}^{*} C_{9}} \quad---(1)
\end{align*}
$$

The gain is determined by the voltage divider and E/A's transconductance gain.
First select the desired zero-crossover frequency (Fo):

$$
F_{o}>F_{E S R} \text { and } F_{o} \leq(1 / 5 \sim 1 / 10)^{*} F_{s}
$$

Use the following equation to calculate $\mathrm{R}_{4}$ :

$$
\begin{equation*}
R_{4}=\frac{V_{\text {osc }}{ }^{*} F_{o}{ }^{*} F_{E S R}{ }^{*}\left(R_{5}+R_{6}\right)}{V_{\text {in }}{ }^{*} F_{L C}^{2}{ }^{*} R_{5}{ }^{*} g_{m}} \tag{19}
\end{equation*}
$$

Where:
$\mathrm{V}_{\text {in }}=$ Maximum Input Voltage
$\mathrm{V}_{\text {osc }}=$ Oscillator Ramp Voltage
$\mathrm{F}_{\mathrm{o}}=$ Crossover Frequency
$\mathrm{F}_{\text {ESR }}=$ Zero Frequency of the Output Capacitor
$F_{\text {LC }}=$ Resonant Frequency of the Output Filter
$\mathrm{g}_{\mathrm{m}}=$ Error Amplifier Transconductance

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

$$
\begin{align*}
& F_{z}=75 \% F_{L C} \\
& F_{z}=0.75^{*} \frac{1}{2 \pi \sqrt{L_{0}{ }^{*} C_{0}}} \tag{20}
\end{align*}
$$

Using equations (18) and (20) to calculate C9.

$$
C_{9}=\frac{1}{2 \pi^{*} R_{4}{ }^{*} F_{z}}
$$

One more capacitor is sometimes added in parallel with $\mathrm{C}_{9}$ and $\mathrm{R}_{4}$. This introduces one more pole which is mainly used to suppress the switching noise.
The additional pole is given by:

$$
F_{P}=\frac{1}{2 \pi^{*} R_{4}{ }^{*} \frac{C_{9}{ }^{*} C_{\text {POLE }}}{C_{9}+C_{\text {POLE }}}}
$$

The pole sets to one half of switching frequency which results in the capacitor $\mathrm{C}_{\text {PoLE }}$ :

$$
\begin{aligned}
& C_{\text {POLE }}=\frac{1}{\pi^{*} R_{4}{ }^{*} F_{s}-\frac{1}{C_{9}} \cong \frac{1}{\pi^{*} R_{4}{ }^{*} F_{s}}} \\
& \text { For } F_{P} \ll \frac{F_{s}}{2}
\end{aligned}
$$

For a general solution for unconditional stability for any type of output capacitors in a wide range of ESR values, we should implement local feedback with a compensation network (typellI). The typically used compensation network for voltage-mode controller is shown in figure 21.
In such configuration, the transfer function is given by:

$$
\frac{V_{e}}{V_{o}}=\frac{1-g_{m} Z_{f}}{1+g_{m} Z_{I N}}
$$

The error amplifier gain is independent of the transconductance under the following condition:

$$
\begin{equation*}
g_{m} * Z_{f} \gg 1 \text { and } g_{m}{ }^{*} Z_{i n} \gg 1 \tag{21}
\end{equation*}
$$

By replacing $Z_{i n}$ and $Z_{f}$ according to figure 15 , the transformer function can be expressed as:
$H(s)=\frac{1}{s R_{6}\left(C_{11}+C_{12}\right)} * \frac{\left(1+s R_{7} C_{11} *\left[1+s C_{10}\left(R_{6}+R_{8}\right)\right]\right.}{\left[1+s R_{7}\left(\frac{C_{11}{ }^{*} C_{12}}{C_{11}+C_{12}}\right)\right] *\left(1+s R_{8} C_{10}\right)}$


Fig. 21: Compensation network with local feedback and its asymptotic gain plot

As known, transconductance amplifier has high impedance (current source) output, which needs to be considered when loading the E/A output. If the source/sink output current capability is exceeded the amplifier will not be able to swing its output voltage over the necessary range.

The compensation network has three poles and two zeros and they are expressed as follows:

$$
\begin{aligned}
& F_{P 1}=0 \\
& F_{P 2}=\frac{1}{2 \pi^{*} R_{8}{ }^{*} C_{10}} \\
& F_{P 3}=\frac{1}{2 \pi^{*} R_{7}\left(\frac{C_{11}{ }^{*} C_{12}}{C_{11}+C_{12}}\right) \cong \frac{1}{2 \pi^{*} R_{7}^{*} C_{12}}} \\
& F_{z 1}=\frac{1}{2 \pi^{*} R_{7}^{*} C_{11}} \\
& F_{72}=\frac{1}{2 \pi^{*} C_{10}{ }^{*}\left(R_{6}+R_{8}\right)} \cong \frac{1}{2 \pi^{*} C_{10}{ }^{*} R_{6}}
\end{aligned}
$$

Cross over frequency is expressed as:

$$
F_{o}=R_{7}^{*} C_{10} * \frac{V_{\text {in }} *}{V_{o s c}} \frac{1}{2 \pi^{*} L_{0}{ }^{*} C_{o}}
$$

Based on the frequency of the zero generated by output capacitor and its ESR versus crossover frequency, the compensation type can be different. The table below shows the compensation types and location of crossover frequency.

| Compensator <br> type | $\mathrm{F}_{\mathrm{ESR}}$ vs. $\mathrm{F}_{\mathrm{o}}$ | Output <br> capacitor |
| :---: | :---: | :---: |
| TypII(PI) | $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{s} / 2}$ | Electrolytic <br> , Tantalum |
| TypellI(PID) <br> Method A | $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{s} / 2}$ | Tantalum, <br> ceramic |
| TypellI(PID) <br> Method B | $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{S} / 2}<\mathrm{F}_{\mathrm{ESR}}$ | Ceramic |

Table1- The compensation type and location

$$
\text { of } \mathrm{F}_{\text {ESR }} \text { versus } \mathrm{F}_{\text {。 }}
$$

The details of these compensation types are discussed in application note AN-1043 which can be downloaded from IR Web-Site.

For this design we have:
$\mathrm{V}_{\text {in }}=13.2 \mathrm{~V}$
$\mathrm{V}_{0}=1.8 \mathrm{~V}$
$V_{\text {osc }}=1.25 \mathrm{~V}$
$\mathrm{V}_{\text {ref }}=0.8 \mathrm{~V}$
$\mathrm{g}_{\mathrm{m}}=3000$ umoh
$\mathrm{L}_{\mathrm{o}}=0.4 \mathrm{uH}, \mathrm{DCR}=0.930 \mathrm{mOhm}$
$\mathrm{C}_{0}=4 \times 220 \mathrm{uF}, \mathrm{ESR}=2.25 \mathrm{mOhm}$
$\mathrm{F}_{\mathrm{s}}=375 \mathrm{kHz}$
These result in:
$\mathrm{F}_{\mathrm{LC}}=12 \mathrm{kHz}$
(Replace $L$ to $\mathrm{L} / 2$ in formula\#14 for current share configuration)
$\mathrm{F}_{\mathrm{ESR}}=80.38 \mathrm{kHz}$
$F_{\text {s } / 2}=185 \mathrm{kHz}$
Select crossover frequency:
$F_{o}<F_{E S R}$ and $F_{o} \leq(1 / 5 \sim 1 / 10) * F_{s}$
$\mathrm{F}_{\mathrm{o}}=60 \mathrm{kHz}$
Since: $F_{L C}<F_{o}<F_{E S R}<F s / 2$, typelll method $A$ is selected to place the pole and zeros.

The following design rules will give a crossover frequency approximately one-sixth of the switching frequency. The higher the band width, the potentially faster the load transient response. The DC gain will be large enough to provide high DC-regulation accuracy (typically -5dB to -12dB). The phase margin should be greater than $45^{\circ}$ for overall stability.
$R_{\mathrm{r}} \geq \frac{2}{g_{m}} ; R_{\mathrm{r}} \geq 0.67 \mathrm{~K} \Omega ;$ Select $: R_{\mathrm{r}}=6.04 \mathrm{~K} \Omega$

Calculate $\mathrm{C}_{11}, \mathrm{C}_{12}$ and $\mathrm{C}_{10}$ :
$F_{\text {z1 }}=0.75^{*} F_{\text {LC }}$
$C_{11}=\frac{1}{2 \pi^{*} F_{21} * R_{7}} ; C_{11}=2.90 n F$, select: $C_{11}=2.8 n F$
$F_{p 3}=F_{s}$
$C_{12}=\frac{1}{2 \pi{ }^{*} F_{P 3}{ }^{*} R_{7}} ; C_{12}=70 p F$, Select: $C_{12}=56 \mathrm{pF}$
$C_{10}=\frac{2 \pi^{*} F_{0}{ }^{*} L_{0}{ }^{*} C_{0}{ }^{*} V_{\text {osc }}}{R_{7}{ }^{*} V_{\text {in }}} ; C_{10}=1.03 n F$,
Select: $C_{10}=1.5 n F$
Calculate $R_{8}, R_{6}$ and $R_{5}$ :
$R_{g}=\frac{1}{2 \pi^{*} C_{10}{ }^{*} F_{P 2}} ; R_{s}=1.32 K \Omega$, Select: $R_{s}=1 K \Omega$
$R_{6}=\frac{1}{2 \pi^{*} C_{10}{ }^{*} F_{72}}-R_{8} ; R_{6}=7.84 K \Omega$, Select: $R_{6}=7.87 \mathrm{~K} \Omega$
$R_{5}=\frac{V_{\text {ref }}}{V_{o}-V_{\text {ref }}} * R_{6} ; R_{5}=6.30 K \Omega$, Select: $R_{5}=6.34 K \Omega$

Check:
$R_{8}\left\|R_{6}\right\| R_{5} \|>\frac{1}{g m} \quad \frac{1}{g m}=0.33 \mathrm{~K} \Omega$
$0.78 \mathrm{k} \Omega>\frac{1}{g m}$ OK!
If this condition is not met, then iteration may be required by selecting larger $\mathrm{R}_{7}$.

## Compensation for Current Loop

 (slave channel)The slave error amplifier is differential transconductance amplifier, in 2-phase configuration the main goal for the slave channel feedback loop is to control the inductor current to match the master channel inductor current as well provides highest bandwidth and adequate phase margin for overall stability. The following analysis is valid for both using external current sense resistors and using DCR of the inductor. The transfer function of power stage is expressed by:

$$
\begin{equation*}
G(s)=\frac{I_{L 2}(s)}{V_{e}}=\frac{V_{i n}}{s L_{2}{ }^{*} V_{\text {osc }}} \tag{22}
\end{equation*}
$$

Where:
$\mathrm{V}_{\text {in }}=$ Input voltage
$\mathrm{L}_{2}=$ Output inductor
$\mathrm{V}_{\text {osc }}=$ Oscillator Peak Voltage
As shown the $G(s)$ is a function of inductor current. The transfer function for compensation network is given by equation (23), when using a series RC circuit as shown in figure22.


Fig. 22: The Compensation network for current loop

$$
\begin{equation*}
T(s)=\frac{V_{e}(s)}{R_{s 2}}=\left(g_{m} * \frac{R_{s 1}}{R_{s 2}}\right) *\left(\frac{1+s C_{2} R_{2}}{s C_{2}}\right) \tag{23}
\end{equation*}
$$

The loop gain function is:

$$
\begin{gathered}
H(s)=\left[G(s) * T(s) * R_{s 2}\right] \\
H(s)=R_{s 2} *\left(g_{m} * \frac{R_{s 1}}{R_{s 2}}\right) *\left(\frac{1+s R_{2} C_{2}}{s C_{2}}\right) *\left(\frac{V_{\text {in }}}{s L_{2}{ }^{*} V_{o s}}\right)
\end{gathered}
$$

Select a zero frequency for current loop ( $\mathrm{F}_{\mathrm{o} 2}$ ) 1.2 times larger than zero cross frequency for voltage loop ( $F_{01}$ ).

$$
F_{02} \cong 1.25 \%{ }^{*} F_{o 1}
$$

$H\left(F_{o 2}\right)=g_{m}{ }^{*} R_{s 1}{ }^{*} R_{2}{ }^{*} \frac{V_{i n}}{2 \pi^{*} F_{o 2}{ }^{*} L_{2}{ }^{*} V_{\text {osc }}}=1 \quad---(24)$
From (24), R2 can be expressed as:

$$
\begin{equation*}
R_{2}=\frac{1}{g_{m}{ }^{*} R_{s 1}} * \frac{2 \pi^{*} F_{o 2}{ }^{*} L_{2}{ }^{*} V_{o s c}}{V_{i n}} \tag{25}
\end{equation*}
$$

$\mathrm{V}_{\text {in }}=13.2 \mathrm{~V}$
$V_{\text {osc }}=1.25 \mathrm{~V}$
$\mathrm{g}_{\mathrm{m}}=3000$ umoh
$\mathrm{L}_{2}=0.4 \mathrm{uH}$
$\mathrm{R}_{\mathrm{s} 1}=\mathrm{DCR}=0.930 \mathrm{mOhm}$
$\mathrm{F}_{\mathrm{o} 2}=72 \mathrm{kHz}$
This results to : $\mathrm{R}_{2}=6.14 \mathrm{~K}$
Select $\mathrm{R}_{2}=6.09 \mathrm{~K}$
The power stage of current loop has a dominant pole ( Fp ) at frequency expressed by:

$$
\begin{gathered}
F_{P}=\frac{R_{e q}}{2 \pi^{*} L_{2}} \\
R_{e q}=R_{d s(o n 1)} * D+R_{d s(o n 2)} *(1-D)+R_{L}
\end{gathered}
$$

Where $R_{d s(o n 1)}$ is the on-resistance of control FET, $R_{\mathrm{ds}(\text { on2 } 2)}$ is the on-resistance of synchronous FET, $R_{L}$ is the DCR of output inductance and $D$ is the duty cycle

$$
\mathrm{R}_{\mathrm{eq}}=3.7 \mathrm{mOhm}
$$

Set the zero of compensator at 10 times the dominant pole frequency $F_{p}$, the compensator capacitor, C2 can be expressed as:

$$
\begin{aligned}
F_{z} & =10^{*} F_{P} \\
C_{2} & =\frac{1}{2 \pi^{*} R_{2}{ }^{*} F_{z}}
\end{aligned}
$$

All design should be tested for stability to verify the calculated values.

## Programming the Current-Limit

The Current-Limit threshold can be set by connecting a resistor ( $\mathrm{R}_{\mathrm{SET}}$ ) from drain of low side MOSFET to the OCSet pin. The resistor can be calculated by using equation (7).
The $R_{d s(o n)}$ has a positive temperature coefficient and it should be considered for the worse case operation. This resistor must be placed close to the IC, place a small ceramic capacitor from this pin to ground for noise rejection purposes.

$$
\begin{aligned}
& I_{S E T}=I_{L(\text { critica) }}=\frac{R_{\text {ocset }} * I_{\text {ocset }}}{R_{\text {ds(on) }}}-\cdots-(7) \\
& R_{\text {ds(on) }}=2.1 \mathrm{~m} \Omega * 1.5=3.15 \mathrm{~m} \Omega \\
& I_{\text {SET }} \cong I_{\text {o(LMM) }}=20 \mathrm{~A} * 1.5=30 \mathrm{~A} \\
& \text { (50\%over nominal output current) } \\
& R_{\text {ocset }}=R_{3}=R_{4}=4 \mathrm{~K} \Omega
\end{aligned}
$$

## Layout Consideration

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.
Start to place the power components, make all the connection in the top layer with wide, copper filled areas. The inductor, output capacitor should be close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place input capacitor close to control FETs, to reduce the ESR replace the single input capacitor with two parallel units. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC. In multilayer PCB use one layer as power ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point. The exposed pad of IC should be connected to analog ground.

## Typical Application



Fig. 23: Application circuit for 12 V to $1.8 \mathrm{~V} @ 40 \mathrm{~A}$
Note: To ensure correct start up Enable pin needs to be programmed ( $\mathrm{R} 10, \mathrm{R11}$ ) so the device turns on when the 12 V rail is reached about 9-10V.

## Typical Application



Fig. 24: Application circuit for Dual output application Tracking and sequencing using Track pin

Note: To ensure correct start up Enable pin needs to be programmed ( $R 10, R 11$ ) so the device turns on when the 12 V rail is reached about 9-10V.

| Track Pin |  |
| :---: | :--- |
| Simultaneously | $R_{A}=R_{9}, R_{B}=R_{5}$ |
| Ratiometric | $R_{A}=R_{7}, R_{B}=R_{8}$ |

## Typical Application for Fully Buffered DIMM



Fig. 25: Application circuit for FBD P1V8 VREG(40A)
P5V_P12V_STBY

Note: see Figure26 for start up/down waveforms

## Typical start up /down waveforms for Fully Buffered DIMM



Fig. 26
t0: 5 V standby ramps up
t1; 12V bus voltage ramps up
t2: Enable pin pulls high by Power Good Signal of P1V5_MCH regulator
t3: Soft start, Vo ramps up
t4: Vo reaches the set voltage
t4-t5: 12 V rail shuts down, IC enters to standby mode (powered from 5V_STBY)
t6: 5 V standby shuts down, Vcc<3.9V, IC shuts down

## PCB Metal and Components Placement

- Lead land width should be equal to nominal part lead width. The minimum lead to lead spacing should be $\geq 0.2 \mathrm{~mm}$ to minimize shorting.
- Lead land length should be equal to maximum part lead length +0.3 mm outboard extension + 0.05 mm inboard extension. The outboard extension ensures a large and inspectable toe fillet, and the inboard extension will accommodate any part misalignment and ensure a fillet.
- Center pad land length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be $\geq 0.17 \mathrm{~mm}$ for 2 oz . Copper ( $\geq 0.1 \mathrm{~mm}$ for 1 oz . Copper and $\geq 0.23 \mathrm{~mm}$ for 3 oz . Copper).
- A single 0.30 mm diameter via shall be placed in the center of the pad land and connected to ground to minimize the noise effect on the IC.


All Dimensions in mm


PCB Copper


Component

## Solder Resist

- The solder resist should be pulled away from the metal lead lands by a minimum of 0.06 mm . The solder resist mis-alignment is a maximum of 0.05 mm and it is recommended that the lead lands are all Non Solder Mask Defined (NSMD). Therefore pulling the S/R 0.06 mm will always ensure NSMD pads.
- The minimum solder resist width is 0.13 mm .

At the inside corner of the solder resist where the lead land groups meet, it is recommended to provide a fillet so a solder resist width of $\geq 0.17 \mathrm{~mm}$ remains.

- The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.06 mm to accommodate solder resist mis-alignment. In 0.5 mm pitch cases it is allowable to have the solder resist opening for the land pad to be smaller than the part pad.
-Ensure that the solder resist in-between the lead lands and the pad land is $\geq 0.15 \mathrm{~mm}$ due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.
- The single via in the land pad should be tented or plugged from bottom boardside with solder resist.


All Dimensions in mm


PCB Copper
PCB Solder Resist

## Stencil Design

- The stencil apertures for the lead lands should be approximately $80 \%$ of the area of the lead lands. Reducing the amount of solder deposited will minimize the occurrence of lead shorts. Since for 0.5 mm pitch devices the leads are only 0.25 mm wide, the stencil apertures should not be made narrower; openings in stencils $<0.25 \mathrm{~mm}$ wide are difficult to maintain repeatable solder release.
- The stencil lead land apertures should therefore be shortened in length by $80 \%$ and centered on the lead land.
- The land pad aperture should be striped with 0.25 mm wide openings and spaces to deposit approximately $50 \%$ area of solder on the center pad. If too much solder is deposited on the center pad the part will float and the lead lands will be open.
- The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2 mm pull back to decrease the incidence of shorting the center land to the lead lands when the part is pushed into the solder paste.


Stencil Aperture
All Dimenslons In mm

## (IR3622AM) MLPQ Package; 5x5-32 Lead



BOTTOM VIEW


Note 1: Details of pin \#1 are optional, but must be located within the zone indicated The identifier may be molded, or marked features. Carsem MLPQ32-5×5mm VHHD-2 spec.


| SYMBOL | 32 PIN 5X5 MM |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.20 REF |  |  |
| B | 0.18 | 0.23 | 0.30 |
| D | 5.00 BSC |  |  |
| D2 | 3.00 | 3.15 | 3.25 |
| E | 5.00 BSC |  |  |
| E2 | 3.00 | 3.15 | 3.25 |
| e | 0.50 BSC |  |  |
| L | 0.30 | 0.40 | 0.50 |
| R | 0.09 | --- | --- |

Feed Direction
Figure A

## International IgR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
This product has been designed and qualified for the Industrial market.
Visit us at www.irf.com for sales contact information
Data and specifications subject to change without notice. 6/15/2007

