Industry-Standard, High-Speed ±0.01% Sample-Hold Amplifiers



FEATURES

- 200ns Maximum acquisition time
- ±0.01% Accuracy
- 100ns Maximum sample-hold settling time
- 74dB Feedthrough attenuation
- ±50ps Aperture uncertainty
- Industry standard

GENERAL DESCRIPTION

DATEL's SHM-4860 is a high-speed, highly accurate sample-hold amplifier designed for precision, high-speed analog signal processing applications. Manufactured using modern, high-quality hybrid technology, the SHM-4860 features excellent dynamic specifications including a maximum acquisition time of only 200ns for a 10V step to ±0.01%. Sample-to-hold settling time, to ±0.01% accuracy, is 100ns maximum with an aperture uncertainty of ±50ps.

The SHM-4860 is a complete sample-hold circuit, containing a precision MOS hold capacitor and a MOSFET switching configuration which results in faster switching and better feedthrough attenuation. Additionally, a FET-input amplifier design allows faster acquisition and settling times while maintaining a considerably lower droop rate.



INPUT/OUTPUT CONNECTIONS

| FUNCTION | PIN | FUNCTION |
|--------------|--|---|
| OUTPUT | 24 | +15V SUPPLY |
| N.C. | 23 | GROUND |
| N.C. | 22 | -15V SUPPLY |
| N.C. | 21 | GROUND |
| N.C. | 20 | N.C. |
| N.C. | 19 | N.C. |
| N.C. | 18 | N.C. |
| N.C. | 17 | N.C. |
| +5V SUPPLY | 16 | N.C. |
| GROUND | 15 | GROUND |
| HOLD COMMAND | 14 | N.C. |
| HOLD COMMAND | 13 | INPUT |
| | OUTPUT N.C. N.C. N.C. N.C. N.C. N.C. N.C. SUCCOMPAND | OUTPUT 24 N.C. 23 N.C. 22 N.C. 21 N.C. 20 N.C. 19 N.C. 18 N.C. 17 +5V SUPPLY 16 GROUND 15 HOLD COMMAND 14 |




Figure 1. Functional Block Diagram



ABSOLUTE MAXIMUM RATINGS

FUNCTIONAL SPECIFICATIONS

| ANALOG INPUT/OUTPUT | MIN. | TYP. | MAX. | UNITS | |
|---|------------------------|---|--|---|--|
| Input/Output Voltage Range ① Input Impedance Output Current ② Output Impedance Maximum Capacitive Load | ±10.25 — — — | ±11.25 1 — 0.1 250 | ±40 | V kΩ mA kΩ pF | |
| DIGITAL INPUT | | | | | |
| Input Logic Level Logic "1" Logic "0" Loading Logic "1" Logic "0" | +2.0 0 — | | +5.0 +0.8 +40 -1.6 | V V μA mA | |
| TRANSFER CHARACTERIS | TICS | | 1.0 | "" | |
| Gain Gain Accuracy Gain Linearity Error ③ Sample-Mode Offset Voltage Sample-to-Hold Offset Error ④ | - - - - | -1 ±0.05 ±0.005 ±0.5 | ±0.1 ±0.01 ±5 | V/V % %FS mV | |
| (Pedestal) Gain Tempco (Drift) Sample-Mode Offset Drift Sample-to-Hold Offset Drift | _ _ _ _ | ±2.5 ±0.5 ±3 ±4 | ±20 ±5 ±15 — | mV ppm/°C ⑤ | |
| DYNAMIC CHARACTERISTICS | | | | | |
| Acquisition Time 10V to ±0.01%FS 10V to ±0.1%FS 10V to ±1%FS 1V to ±1%FS Sample-to-Hold Settling Time 10V to ±0.01%FS 10V to ±0.1%FS Sample-to-Hold Transient Aperture Delay Time Aperture Uncertainty (Jitter) Output Slew Rate | | 160 100 90 75 60 40 180 6 ±50 ±300 | 200 170 — — 100 — — — | ns ns ns ns ns mV p-p ns ps µV/µs | |
| Small Signal Bandwidth (-3dB) Droop: +25°C +70°C +125°C Feedthrough Attenuation Overload Recovery Time | _ _ _ _ _ | 16 ±0.5 ±15 ±1.2 74 | ±5 — — — | MHz µV/µs µV/µs mV/µs dB | |
| Positive Negative | _ | 200 700 | _ | ns ns | |
| POWER REQUIREMENTS | | | | | |
| Voltage Range: ±15V Supplies +5V Supply Power Supply Rejection Ratio | _ _ _ | ±3 ±5 ±0.5 | _ _ _ | % % mV/V | |
| Quiescent Current Drain +15V Supply -15V Supply +5V Supply Power Consumption | - - - | +21 -22 +17 730 | +25 -25 +25 875 | mA mA mA mW | |

| PHYSICAL/ENVIRONMENTAL | | |
|--|--|--|
| Operating Temperature Ranges SHM-4860MC SHM-4860MM, 883 Storage Temperature Range Package Type | 0 to +70°C (ambient) -55 to +125°C (case) -65 to +150°C 24-pin ceramic DDIP | |

Footnotes:


- ① Input signal should not exceed the supply voltage.
- ② The SHM-4860's output is current limited at approximately ±65mA. The device can withstand a sustained short to ground. However, shorts from the output to either supply will cause permanent damage. For normal operation, the load current should not exceed ±40mA.
- ③ Full Scale (FS) = 10V. Full Scale Range (FSR) = 20V.
- Sample-to-Hold Offset Error (Pedestal) is constant regardless of input/output level.
- ⑤ Units are ppm of FSR/°C.

TECHNICAL NOTES

- All ground pins (10, 15, 21, 23) should be tied together and connected to system analog ground as close to the package as possible. It is recommended to use a ground plane under the device and solder all four ground pins directly to it. Care must be taken to ensure that no ground potentials can exist between Pin 10 and the other ground pins.
- Although the power supply pins (9, 22, 24) are internally bypassed to ground with 0.01μF ceramic capacitors, additional external 0.1μF to 1μF tantalum bypass capacitors may be required in critical applications.
- 3. A logic "0" on the HOLD COMMAND input (Pin 11), or a logic "1" on the HOLD COMMAND input (Pin 12), will put the device in the sample mode. In this mode, the device acts as an inverting unity-gain amplifier, and its output will track its input. A logic "1" on Pin 11 (logic "0" on Pin 12) will put the device in the hold mode, and the output will be held constant at the last input level present when the hold command was given.
 - If the HOLD COMMAND input (Pin 11) is used to control the device, Pin 12 must be tied to digital ground. If HOLD COMMAND input (Pin 12) is used to control the device, Pin 11 must be tied to +5V.
- 4. The maximum capacitive load to avoid oscillation is typically 250pF. Recommended resistive load is 500Ω , although values as low as 250Ω may be used. Acquisition and sample-to-hold settling times are relatively unaffected by resistive loads down to 250Ω and capacitive loads up to 50pF. However, higher capacitances will affect both acquisition and settling time.



MECHANICAL DIMENSIONS



ORDERING INFORMATION

MODEL NUMBER OPERATING TEMP. RANGE

 SHM-4860MC
 0 to +70°C

 SHM-4860MM
 -55 to +125°C

 SHM-4860/883
 -55 to +125°C

Contact DATEL for 883 product specifications.

DS-0088A 1996