### 74F539 Dual 1-of-4 Decoder with 3-STATE Outputs

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F539 contains two independent decoders. Each accepts two Address (A<sub>0</sub>, A<sub>1</sub>) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH (P = L) or active LOW (P = H). An active LOW input Enable (E) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active LOW mode or in inverted form in the active HIGH mode. A HIGH signal on the active LOW Output Enable ( $\overline{OE}$ ) input forces the 3-STATE outputs to the high impedance state.

#### **Ordering Code:**

Order Number	Package Number	Package Description				
74F539SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F539PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

Logic Symbols **Connection Diagram** A<sub>0</sub> A<sub>1</sub> A<sub>0</sub> A<sub>1</sub> 0<sub>2b</sub> 20 •V<sub>CC</sub> 0<sub>1b</sub> 19 -0<sub>3b</sub> DECODER a DECODER b 0<sub>0b</sub> 18 - A<sub>1b</sub> 0E 00 01 02 03 0E 01 02 03 0م Ph 17 AOP 0E, 16 Ēь IEEE/IEC A<sub>0a</sub> Ē 15 ŌĒ, DMUX A<sub>1a</sub> N10 0<sub>3a</sub> 13 ۰Pa OF. 0,10 🗸 0<sub>0b</sub> -0<sub>0a</sub> 0<sub>2a</sub> 12 - 0<sub>1b</sub> 1,10 7 0 •0<sub>1a</sub> GND 10 11 2,10 🗸 0<sub>2b</sub> A<sub>1b</sub> 3,10 7 - 0<sub>3b</sub> 0<sub>0a</sub> ŌĒa 0<sub>1a</sub> 0<sub>2a</sub> - 0<sub>3a</sub>

© 1999 Fairchild Semiconductor Corporation DS009552

# 74F539

#### **Unit Loading/Fan Out**

Input I<sub>IH</sub>/I<sub>IL</sub> U.L. **Pin Names** Description Output I<sub>OH</sub>/I<sub>OL</sub> HIGH/LOW A<sub>0a</sub>-A<sub>1a</sub> Side A Address Inputs 1.0/1.0 20 µA/-0.6 mA Side B Address Inputs 1.0/1.0 20 µA/-0.6 mA  $A_{0b} - A_{1b}$  $\overline{\mathsf{E}}_{\mathsf{a}}, \overline{\mathsf{E}}_{\mathsf{b}}$ Enable Inputs (Active LOW) 1.0/1.0  $20 \ \mu\text{A/--}0.6 \ \text{mA}$  $\overline{OE}_a, \overline{OE}_b$ Output Enable Inputs (Active LOW) 1.0/1.0  $20 \; \mu\text{A/--}0.6 \; \text{mA}$  $\mathsf{P}_{\mathsf{a}}, \mathsf{P}_{\mathsf{b}}$ Polarity Control Inputs 1.0/1.0  $20\;\mu\text{A/--}0.6\;\text{mA}$ O<sub>0a</sub>–O<sub>3a</sub> Side A 3-STATE Outputs 150/40 (33.3) -3 mA/24 mA (20 mA) O<sub>0b</sub>–O<sub>3b</sub> Side B 3-STATE Outputs 150/40 (33.3) -3 mA/24 mA (20 mA)

#### **Truth Table**


(	each	ı ha	lf)

-		Inj	outs		Outputs			
Function	OE	Ē	A <sub>1</sub>	A <sub>0</sub>	O <sub>0</sub>	0 <sub>1</sub>	0 <sub>2</sub>	<b>O</b> <sub>3</sub>
High Impedance	Н	Х	Х	Х	Z	Z	Z	Z
Disable	L	Н	Х	Х		On	= P	
Active HIGH	L	L	L	L	Н	L	L	L
Output	L	L	L	н	L	н	L	L
(P = L)	L	L	н	L	L	L	н	L
	L	L	н	Н	L	L	L	н
Active LOW	L	L	L	L	L	Н	Н	Н
Output	L	L	L	н	н	L	н	Н
(P = H)	L	L	н	L	н	н	L	Н
	L	L	н	н	н	н	н	L

 H = HIGH Voltage Level
 X = Immaterial

 L = LOW Voltage Level
 Z = High Impedance

Logic Diagram (one half shown)



#### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias  $V_{CC}$  Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ ) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max)

-65°C to +150°C -55°C to +125°C -55°C to +150°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V<sub>CC</sub>

-0.5V to +5.5V

twice the rated I<sub>OL</sub> (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

o∘c

74F539

0°C to +70°C +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage	10% V <sub>CC</sub> 10% V <sub>CC</sub> 5% V <sub>CC</sub> 5% V <sub>CC</sub>	2.5 2.4 2.7 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA
Ι <sub>ΙΗ</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test		4.75			v	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current				3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Curren	nt	-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V
ICCH	Power Supply Current		1	28	45	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current			40	60	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current			40	60	mA	Max	V <sub>O</sub> = HIGH Z

#### **DC Electrical Characteristics**

## AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$				$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
PLH	Propagation Delay	4.0	14.5	18.5	3.5	19.5	
PHL	A <sub>n</sub> to O <sub>n</sub>	4.0	9.5	12.0	4.0	13.0	ns
PLH	Propagation Delay	5.0	12.0	16.0	5.5	17.0	ns
PHL	Ē to O <sub>n</sub>	4.0	7.5	9.5	4.0	10.5	
PLH	Propagation Delay	7.5	14.5	21.5	4.5	22.5	
PHL	P to On	5.0	11.0	16.5	4.5	17.5	ns
PZH	Output Enable Time	4.5	8.0	10.5	4.0	11.5	
t <sub>PZL</sub>	OE to On	5.5	10.0	13.0	5.0	14.0	
PHZ	Output Disable Time	2.0	4.5	6.5	2.0	7.0	ns
t <sub>PLZ</sub>	OE to On	3.0	6.5	8.5	3.0	9.5	





This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.