

# MOS INTEGRATED CIRCUIT $\mu$ PD23C64340, 23C64380

# 64M-BIT MASK-PROGRAMMABLE ROM 8M-WORD BY 8-BIT (BYTE MODE) / 4M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE

## **Description**

The  $\mu$ PD23C64340 and  $\mu$ PD23C64380 are 67,108,864 bits mask-programmable ROM. The word organization is selectable (BYTE mode : 8,388,608 words by 8 bits, WORD mode : 4,194,304 words by 16 bits).

The active levels of OE (Output Enable Input) can be selected with mask-option.

The  $\mu$ PD23C64340 and  $\mu$ PD23C64380 are packed in 48-pin TAPE FBGA.

#### **Features**

• Pin compatible with NOR Flash Memory

Word organization

8,388,608 words by 8 bits (BYTE mode)

4,194,304 words by 16 bits (WORD mode)

• Page access mode

BYTE mode: 8 byte random page access (µPD23C64340)

16 byte random page access (μPD23C64380)

WORD mode :4 word random page access (μPD23C64340)

8 word random page access (µPD23C64380)

• Operating supply voltage : Vcc = 2.7 V to 3.6 V

Operating supply	Access time /	Power supply current		Standby current
voltage	Page access time	(Active mode)		(CMOS level input)
Vcc	ns (MAX.)	mA (MAX.)		μA (MAX.)
		μPD23C64340	μPD23C64380	
$3.0 \text{ V} \pm 0.3 \text{ V}$	100 / 25	40	60	30
3.3 V ± 0.3 V	90 / 25	55	75	

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.




# **Ordering Information**

Part Number	Package
μPD23C64340F9-xxx-BC3	48-pin TAPE FBGA (8 x 6)
μPD23C64380F9-xxx-BC3	48-pin TAPE FBGA (8 x 6)

(xxx: ROM code suffix No.)

## **Marking Image**

Part Number	Marking ( 🗌 )
μPD23C64340F9-xxx-BC3	В
μPD23C64380F9-xxx-BC3	С



## **Pin Configuration**

/xxx indicates active low signal.

## 48-pin TAPE FBGA (8 x 6)

Top View		Bottom View
	6	0000000
	5	0000000
	4	0000000
	3	0000000
	2	00000000
	1	0000000
A B C D E F G H	l	H G F E D C B A

	Α	В	С	D	Е	F	G	Н
6	A13	A12	A14	A15	A16	WORD,	O15,	GND
						/BYTE	A-1	
5	A9	A8	A10	A11	07	014	O13	O6
4	NC	NC	A21	A19	O5	O12	Vcc	O4
3	NC	NC	A18	A20	O2	O10	011	О3
2	A7	A17	A6	A5	00	O8	O9	01
1	А3	A4	A2	A1	A0	/CE	/OE or	GND
							OE	

		Н	G	F	E	D	С	В	А
	6	GND	O15,	WORD,	A16	A15	A14	A12	A13
			A-1	/BYTE					
	5	O6	O13	014	07	A11	A10	A8	A9
	4	04	Vcc	O12	O5	A19	A21	NC	NC
	3	О3	011	O10	O2	A20	A18	NC	NC
	2	01	O9	O8	00	A5	A6	A17	A7
	1	GND	/OE or	/CE	A0	A1	A2	A4	А3
L			OE						

A0 to A21 : Address inputs O0 to O7, O8 to O14 : Data outputs

O15, A–1 : Data output 15 (WORD mode),

LSB Address input (BYTE mode)

WORD, /BYTE : Mode select
/CE : Chip Enable
/OE or OE : Output Enable
Vcc : Supply voltage

GND : Ground

NC Note : No Connection
DC : Don't Care

**Note** Some signals can be applied because this pin is not connected to the inside of the chip.

Remark Refer to Package Drawing for the index mark.




# **Input / Output Pin Functions**

Pin name	Input / Output	Function	
WORD, /BYTE	Input	The pin for switching WORD mode and BYTE mode.	
		High level: WORD mode (4M-word by 16-bit)	
		Low level: BYTE mode (8M-word by 8-bit)	
A0 to A21	Input	Address input pins.	
(Address inputs)		A0 to A21 are used differently in the WORD mode and the BYTE mode.	
		WORD mode (4M-word by 16-bit)	
		A0 to A21 are used as 22 bits address signals.	
		BYTE mode (8M-word by 8-bit)	
		A0 to A21 are used as the upper 22 bits of total 23 bits of address signal.	
		(The least significant bit (A–1) is combined to O15.)	
O0 to O7, O8 to O14	Output	Data output pins.	
(Data outputs)		O0 to O7, O8 to O14 are used differently in the WORD mode and the BYTE mode.	
		WORD mode (4M-word by 16-bit)	
		The lower 15 bits of 16 bits data outputs to O0 to O14.	
		(The most significant bit (O15) combined to A–1.)	
		BYTE mode (8M-word by 8-bit)	
		8 bits data outputs to O0 to O7 and also O8 to O14 are high impedance.	
O15, A-1	Output, Input	O15, A–1 are used differently in the WORD mode and the BYTE mode.	
(Data output 15,		WORD mode (4M-word by 16-bit)	
LSB Address input)		The most significant output data bus (O15).	
		BYTE mode (8M-word by 8-bit)	
		The least significant address bus (A–1).	
/CE	Input	Chip activating signal.	
(Chip Enable)		When the OE is active, output states are following.	
		High level : High-Z	
		Low level : Data out	
/OE or OE or DC	Input	Output enable signal. The active level of OE is mask option. The active level of OE	
(Output Enable, Don't care)		can be selected from high active, low active and Don't care at order.	
Vcc	_	Supply voltage	
GND	-	Ground	
NC	_	Not internally connected. (The signal can be connected.)	



#### **Block Diagram**





## **Mask Option**

The active levels of output enable pin (/OE or OE or DC) are mask programmable and optional, and can be selected from among " 0 " " 1 " " x " shown in the table below.

Option	/OE or OE or DC	OE active level
0	/OE	L
1	OE	Н
х	DC	Don't care

Operation modes for each option are shown in the tables below.

## Operation mode (Option: 0)

/CE	/OE	Mode	Output state
L	L	Active	Data out
	Н		High-Z
Н	H or L	Standby	High-Z

## Operation mode (Option: 1)

/CE	OE	Mode	Output state
L	L	Active	High-Z
	Н		Data out
Н	H or L	Standby	High-Z

## Operation mode (Option : x)

/CE	DC	Mode	Output state
L	H or L	Active	Data out
Н	H or L	Standby	High-Z

Remark L: Low level input

H: High level input



### **Electrical Specifications**

## **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.3 to +4.6	V
Input voltage	Vı		-0.3 to Vcc+0.3	V
Output voltage	Vo		-0.3 to Vcc+0.3	V
Operating ambient temperature	TA		-10 to +70	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Capacitance (TA = 25 °C)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі	f = 1 MHz			10	pF
Output capacitance	Co				12	pF

#### DC Characteristics (TA = -10 to +70 °C, Vcc = 2.7 to 3.6 V)

Parameter	Symbol	Test conditions			MIN.	TYP.	MAX.	Unit
High level input voltage	VIH				2.0		Vcc + 0.3	V
Low level input voltage	VIL	Vcc = 3.0 V ± 0.	Vcc = 3.0 V ± 0.3 V				+0.5	V
		Vcc = 3.3 V ± 0.	/cc = 3.3 V ± 0.3 V				+0.8	
High level output voltage	Vон	Іон = –100 μΑ			2.4			V
Low level output voltage	Vol	IoL = 2.1 mA	loL = 2.1 mA				0.4	V
Input leakage current	lu	V <sub>I</sub> = 0 V to V <sub>CC</sub>			-10		+10	μΑ
Output leakage current	ILO	Vo = 0 V to Vcc,	Vo = 0 V to Vcc, Chip deselected				+10	μΑ
Power supply current	Icc1	/CE = VIL	/CE = V <sub>IL</sub> $\mu$ PD23C64340 $V_{CC}$ = 3.0 V ± 0.3 V				40	mA
		(Active mode),		$V_{CC}$ = 3.3 $V \pm 0.3 V$			55	
		Io = 0 mA $\mu$ PD23C64380 Vcc = 3.0 V ± 0.3 V				60		
				$V_{CC}$ = 3.3 V ± 0.3 V			75	
Standby current	Іссз	/CE = Vcc - 0.2 V (Standby mode)			·		30	μΑ



#### AC Characteristics (TA = -10 to +70 °C, Vcc = 2.7 to 3.6 V)

Parameter	Symbol	Test condition	$Vcc$ = 3.0 $V \pm 0.3 V$		$V_{CC}$ = 3.3 V ± 0.3 V			Unit	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Address access time	tacc				100			90	ns
Page access time	<b>t</b> PAC				25			25	ns
Address skew time	tskew	Note			10			10	ns
Chip enable access time	<b>t</b> ce				100			90	ns
Output enable access time	<b>t</b> oe				25			25	ns
Output hold time	tон		0			0			ns
Output disable time	<b>t</b> DF		0		25	0		25	ns
WORD, /BYTE access time	<b>t</b> wB				100			90	ns

**Note** tskew indicates the following three types of time depending on the condition.


- 1) When switching /CE from high level to low level, tskew is the time from the /CE low level input point until the next address is determined.
- 2) When switching /CE from low level to high level, tskew is the time from the address change start point to the /CE high level input point.
- 3) When /CE is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CE is active, tskew is not subject to limitations when /CE is switched from high level to low level following address determination, or when the address is changed after /CE is switched from low level to high level.


**Remark** to F is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to high impedance state output.

#### **AC Test Conditions**

Input waveform (Rise / Fall time ≤ 5 ns)



## **Output waveform**



#### **Output load**


1TTL + 100 pF

#### Cautions on power application


To ensure normal operation, always apply power using /CE following the procedure shown below.

- 1) Input a high level to /CE during and after power application.
- 2) Hold the high level input to /CE for 200 ns or longer (wait time).
- 3) Start normal operation after the wait time has elapsed.

## Power Application Timing Chart 1 (When /CE is made high at power application)




## Power Application Timing Chart 2 (When /CE is made high after power application)



Caution Other signals can be either high or low during the wait time.


## **Read Cycle Timing Chart 1**



Notes 1. During WORD mode, A-1 is O15.

- 2. top is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to high impedance state output.
- 3. During BYTE mode, O8 to O14 are high impedance and O15 is A-1.

## Read Cycle Timing Chart 2 (Page Access Mode)



Notes 1. The address differs depending on the product as follows.

Part Number	Upper address	Page address
μPD23C64340	A2 to A21	A–1, A0, A1
μPD23C64380	A3 to A21	A-1, A0, A1, A2

- 2. During WORD mode, A-1 is O15.
- **3.** toF is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to high impedance state output.
- 4. During BYTE mode, O8 to O14 are high impedance and O15 is A-1.
- 5. The definition of page access time is as follows.


## [ \(\mu\)PD23C64340 ]

Page access time	Upper address (A2 to A21)	/CE input condition	/OE or OE input condition
	inputs condition	Defere 4 4	Defens atabilizing of name
<b>t</b> pac	Before tacc – tpac	Before tce – tpac	Before stabilizing of page address (A-1, A0, A1)

#### [ \(\mu\)PD23C64380 ]

Page access time	Upper address (A3 to A21)	/CE input condition	/OE or OE input condition
	inputs condition		
<b>t</b> pac	Before tacc - tpac	Before tce - tpac	Before stabilizing of page
			address (A-1, A0, A1, A2)

## WORD, /BYTE Switch Timing Chart





**Remark** Chip Enable (/CE) and Output Enable (/OE or OE) : Active.




## **Package Drawing**

# 48-PIN TAPE FBGA(8x6)







ITEM	MILLIMETERS
D	6.0±0.1
E	8.0±0.1
w	0.2
е	0.80
Α	0.97±0.10
A1	0.27±0.05
A2	0.70
b	0.45±0.05
х	0.08
у	0.1
y1	0.2
ZD	1.00
ZE	1.20
	D40F0 00 D00

P48F9-80-BC3



## **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD23C64340 and  $\mu$ PD23C64380.

## **Types of Surface Mount Device**

 $\mu$ PD23C64340F9-BC3 : 48-pin TAPE FBGA (8 x 6)  $\mu$ PD23C64380F9-BC3 : 48-pin TAPE FBGA (8 x 6)



## **Revision History**

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition $ o$ This edition)
	edition	edition			
3rd edition/	Throughout	Throughout	Deletion	Ordering Information	μPD23C64340GZ-xxx-MJH
Feb. 2004					μPD23C64380GZ-xxx-MJH
				Package	48-pin PLASTIC TSOP (I)
					(12 x 20) (Normal bent)



[MEMO]



[MEMO]



[MEMO]

#### NOTES FOR CMOS DEVICES —

#### (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **4** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of July, 2004. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
  data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
  products and/or types are available in every country. Please check with an NEC Electronics sales
  representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).