

### SPICE Device Model SUD50N025-05P

#### **Vishay Siliconix**

## N-Channel 25-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Model Subcircuit)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

## SPICE Device Model SUD50N025-05P

## **Vishay Siliconix**



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Simulated Data	Measured Data	Unit
Static			-		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.8		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	1013		Α
Drain-Source On-State Resistance <sup>a</sup>		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	0.0041	0.0042	Ω
	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A	0.0063	0.0062	
Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = 30 A, V <sub>GS</sub> = 0 V	0.90	0.90	V
Dynamic <sup>b</sup>			<del>-</del>		
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 12 V, V <sub>GS</sub> = 0 V, f = 1 MHz	3956	3600	pF
Output Capacitance	C <sub>oss</sub>		820	790	
Reverse Transfer Capacitance	C <sub>rss</sub>		338	430	
Total Gate Charge	$Q_g$	V <sub>DS</sub> = 12 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 50 A	30	30	nC
Gate-Source Charge	$Q_{gs}$		10.5	10.5	
Gate-Drain Charge	$Q_{gd}$		10.5	10.5	


a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.





# SPICE Device Model SUD50N025-05P


## Vishay Siliconix


#### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.