

# ST72411R

# 8-BIT MCU WITH SMARTCARD INTERFACE, LCD DRIVER, 8-BIT TIMER, SAFE RESET AND SUPPLY MONITORING

PRODUCT PREVIEW

#### Memories

- 4K Program memory (ROM/FLASH) with read-out protection
- In-Situ Programming (remote ISP) for FLASH devices using Smartcard or standard I/O lines
- 256-bytes RAM

#### Clock, Reset and Supply Management

- Power-on supply at Smartcard insertion
- Low supply voltage detection for battery monitoring
- Smart Card withdrawal detection
- On-chip main clock source
- 3 Power saving modes
- Clock-out capability for synchronous and asynchronous Smartcards

#### ■ Smartcard Interface

Smart Card Supply Supervisor with: 3V or 5V voltage regulator and current overload protection

# ■ 15 I/O Ports


 15 multifunctional bidirectional I/O lines with: external interrupt capability (2 vectors), 2 alternate function lines, 5 I/Os for ISO7816-3 Smartcard interface, 1 I/O for Smartcard withdrawal detection

#### Display Driver

 LCD driver with 32 segment outputs and 4 backplane outputs able to drive up to 32x4 LCD displays

#### ■ Timer

 One 8-bit timer with: 9-bit prescaler, selectable input frequency with external clock input option and event output signal generation capability



#### Instruction Set

- 8-bit Data Manipulation
- 63 Basic Instructions
- 17 main Addressing Modes
- 8 x 8 Unsigned Multiply Instruction
- True Bit Manipulation

# **■** Development Tools

Full hardware/software development package

# **Device Summary**

| Features               | ST72411R  |
|------------------------|---|
| Program memory - bytes | 4K  |
| RAM (stack) - bytes    | 256 (64)  |
| Peripherals            | Smart Card supply interface, LCD Driver, 8-bit Timer        |
| Operating Supply       | 4V to 6.6V (5.5V min. for 5V Smartcard power supply output) |
| CPU Frequency          | 3.58 MHz (7.16 MHz internal oscillator)                     |
| Temperature Range      | 0°C to +70°C  |
| Packages               | TQFP64 or Die Form  |
| Development device     | ST72C411R   |

Rev. 1.4

January 2000 1/71

# Table of Contents

| 1 GEN                                     | ERAL DESCRIPTION   | 4  |
|---|--|--|
| 1.1                                       | INTRODUCTION   | 4  |
| 1.2                                       | PIN DESCRIPTION  | 5  |
| 1.3                                       | REGISTER & MEMORY MAP  | 8  |
| 1.4                                       | FLASH PROGRAM MEMORY   | 10   |
|   | 1.4.1 Introduction   | 10   |
|   | 1.4.2 Main features  |  |
|   | 1.4.3 Structural organisation  |  |
| 1 5                                       | 1.4.4 In-Situ Programming (ISP) modes  |  |
|   |  |  |
|   | TRAL PROCESSING UNIT   |  |
| 2.1                                       | MAIN FEATURES  |  |
|   |  |  |
|   | CPU REGISTERS  |  |
|   | PLY, RESET AND CLOCK MANAGEMENT  |  |
| 3.1                                       | LOW VOLTAGE DETECTOR AND SUPERVISOR (LVDS)   |  |
|   | 3.1.1 Low Voltage Detector   |  |
|   | 3.1.2 Open Power Supply Detection (OPSD)   |  |
| 32  | RESET SEQUENCE MANAGER   |  |
|   | MAIN CLOCK CONTROLLER SYSTEM (MCC)   |  |
|   | RRUPTS   |  |
|   |  |  |
|   |  |  |
| 4.1                                       | NON MASKABLE SOFTWARE INTERRUPT  | 22   |
| 4.1<br>4.2                                | NON MASKABLE SOFTWARE INTERRUPT  | 22<br>22   |
| 4.1<br>4.2<br>4.3                         | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  | 22<br>22<br>22   |
| 4.1<br>4.2<br>4.3                         | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  | 22<br>22<br>22<br>25   |
| 4.1<br>4.2<br>4.3                         | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  | 22<br>22<br>22<br>25<br>25   |
| 4.1<br>4.2<br>4.3                         | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode   | 22<br>22<br>22<br>25<br>25<br>25   |
| 4.1<br>4.2<br>4.3                         | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  | 22<br>22<br>25<br>25<br>25<br>25<br>25   |
| 4.1<br>4.2<br>4.3<br>4.4                  | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode   | 22<br>22<br>25<br>25<br>25<br>25<br>25<br>26   |
| 4.1<br>4.2<br>4.3<br>4.4                  | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode   | 22<br>22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b>  |
| 4.1<br>4.2<br>4.3<br>4.4                  | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27  |
| 4.1<br>4.2<br>4.3<br>4.4                  | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS   | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27  |
| 4.1<br>4.2<br>4.3<br>4.4                  | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation   | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27<br>27<br>27  |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-0<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description   | 22<br>22<br>22<br>25<br>25<br>25<br>26<br><b>27</b><br>27<br>27<br>27<br>29<br>30                                    |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-0<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER   | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27<br>27<br>27<br>29<br>30<br>32                              |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-0<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description   | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27<br>27<br>29<br>30<br>32                                    |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-C<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description  5.2.2 Slow mode and VDD Supply Monitoring  | 22<br>22<br>25<br>25<br>25<br>26<br>27<br>27<br>27<br>27<br>29<br>30<br>32<br>32                                     |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-C<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction 4.4.2 Slow Mode 4.4.3 Wait Mode 4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction 5.1.2 Functional Description 5.1.2 Functional Description 5.1.3 I/O Port Implementation 5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description 5.2.2 Slow mode and VDD Supply Monitoring 8-BIT TIMER (TIM8)                     | 22<br>22<br>25<br>25<br>25<br>26<br>27<br>27<br>27<br>29<br>30<br>32<br>32<br>32                                     |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-C<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description  5.2.2 Slow mode and VDD Supply Monitoring  8-BIT TIMER (TIM8)  5.3.1 Introduction                      | 22<br>22<br>25<br>25<br>25<br>25<br>26<br><b>27</b><br>27<br>27<br>29<br>30<br>32<br>32<br>32<br>34                  |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-C<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description  5.2.2 Slow mode and VDD Supply Monitoring  8-BIT TIMER (TIM8)  5.3.1 Introduction  5.3.2 Main Features | 22<br>22<br>25<br>25<br>25<br>25<br>27<br>27<br>27<br>27<br>27<br>29<br>30<br>32<br>32<br>32<br>34<br>34             |
| 4.1<br>4.2<br>4.3<br>4.4<br>5 ON-C<br>5.1 | NON MASKABLE SOFTWARE INTERRUPT  EXTERNAL INTERRUPTS  PERIPHERAL INTERRUPTS  POWER SAVING MODES  4.4.1 Introduction  4.4.2 Slow Mode  4.4.3 Wait Mode  4.4.4 Halt Mode  CHIP PERIPHERALS  I/O PORTS  5.1.1 Introduction  5.1.2 Functional Description  5.1.3 I/O Port Implementation  5.1.4 Register Description  MISCELLANEOUS REGISTER  5.2.1 I/O Port Interrupt Sensitivity Description  5.2.2 Slow mode and VDD Supply Monitoring  8-BIT TIMER (TIM8)  5.3.1 Introduction                      | 22<br>22<br>25<br>25<br>25<br>25<br>27<br>27<br>27<br>27<br>27<br>27<br>30<br>32<br>32<br>32<br>34<br>34<br>34<br>35 |

# Table of Contents

| 5.4    | 32 X 4 LCD DRIVER                                      | 40 |
|--------|--|----|
|        | 5.4.1 Introduction                                     | 40 |
|        | 5.4.2 Segment and Common signals                       |    |
|        | 5.4.3 Reference Voltages                               |    |
|        | 5.4.4 Display Example                                  |    |
|        | 5.4.6 Register Description                             |    |
|        | 5.4.7 LCD RAM Description                              |    |
| 5.5    | SMARTCARD SUPPLY SUPERVISOR (SSS)                      |    |
|        | 5.5.1 Introduction                                     |    |
|        | 5.5.2 Main Features                                    |    |
|        | 5.5.3 General description                              |    |
|        | 5.5.5 Register Description                             |    |
| 6 INST | RUCTION SET  |    |
|        | ST7 ADDRESSING MODES                                   |    |
|        | 6.1.1 Inherent   | 51 |
|        | 6.1.2 Immediate  |    |
|        | 6.1.3 Direct   |    |
|        | 6.1.4 Indexed (No Offset, Short, Long)                 |    |
|        | 6.1.5 Indirect (Short, Long)                           |    |
|        | 6.1.7 Relative mode (Direct, Indirect)                 |    |
| 6.2    | INSTRUCTION GROUPS                                     |    |
| 7 ELEC | CTRICAL CHARACTERISTICS                                | 56 |
| 7.1    | ABSOLUTE MAXIMUM RATINGS                               | 56 |
| 7.2    | RECOMMENDED OPERATING CONDITIONS                       | 57 |
| 7.3    | SUPPLY, RESET AND CLOCK CHARACTERISTICS                | 60 |
| 7.4    | TIMING CHARACTERISTICS                                 | 60 |
| 7.5    | MEMORY CHARACTERISTICS                                 | 61 |
|        | 7.5.1 RAM and Hardware Registers                       |    |
|        | 7.5.2 FLASH Program Memory                             |    |
|        | LCD ELECTRICAL CHARACTERISTICS                         |    |
|        | SMARTCARD SUPPLY SUPERVISOR ELECTRICAL CHARACTERISTICS |    |
|        | ICE CONFIGURATION                                      |    |
|        | OPTION BYTE  |    |
|        | ERAL INFORMATION                                       |    |
|        | PACKAGE MECHANICAL DATA                                |    |
|        | ADAPTOR / SOCKET PROPOSAL                              |    |
|        | DEVELOPMENT TOOLS                                      |    |
|        | ST7 APPLICATION NOTES                                  |    |
|        | TO GET MORE INFORMATION                                |    |
|        | MMARY OF CHANGES                                       |    |
| 10.1   | 1 DEVICE CONFIGURATION AND ORDERING INFORMATION        |    |
|        | 10.1.1Transfer Of Customer Code                        | 70 |

# 1 GENERAL DESCRIPTION

#### 1.1 INTRODUCTION

The ST72411R devices are members of the ST7 microcontroller family. They are designed for Smartcard reader applications.

All ST72411R family devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.


The ST72C411R devices feature single-voltage FLASH memory with byte-by-byte In-Situ Programming (ISP) capability.

Under software control, all devices can be placed in WAIT, SLOW, or HALT mode, reducing power

consumption when the application is in idle or standby state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.


Figure 1. Device Block Diagram



577

# 1.2 PIN DESCRIPTION

Figure 2. 64-Pin TQFP Package Pinout



57

# PIN DESCRIPTION (Cont'd)

# **Legend / Abbreviations:**

Type: I = input, O = output, S = supply

Output level:  $SC = powered by V_{SC PWR} smartcard power, HS = high sink (on N-buffer only)$ 

Input level:  $C = CMOS : 0.3V_{DD}/0.7V_{DD}$ ,  $SC = CMOS : 0.3V_{SC~PWR} / 0.7V_{SC~PWR}$ 

Port configuration capabilities:

- Input:float = floating, wpu = weak pull-up, int = interrupt, wpd = weak pull-down

- Output: OD = open drain, T = true open drain, PP = push-pull

Note: Reset configuration of each pin is bold.

**Table 1. Device Pin Description** 

| Pin n° |                                |      | Le    | evel   |       |        | Р   | ort |     |     | Main  |                    |  |
|--------|--------------------------------|------|-------|--------|-------|--------|-----|-----|-----|-----|---|--------------------|--|
| 964    | Pin Name                       | Type | r,    | out    |       | Inp    | out |     | Out | put | function<br>(after                            | Alternate function |  |
| TQFP64 |                                | _    | Input | Output | float | ndw    | int | pdw | OO  | 굡   | reset)  |                    |  |
| 1 4    | S28 S31                        | 0    |       |        |       |        |     |     |     |     | LCD Segment outputs                           |                    |  |
| 5      | RESET                          | I/O  |       |        |       |        |     |     |     |     | Top priority non maska                        | ble interrupt.     |  |
| 6      | OSC_SEL / ISP_SEL              | ı    |       |        |       |        |     |     |     |     | This pin acts as the Re oscillator selection. | mote ISP mode and  |  |
| 7      | PA7                            | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A7                                       |                    |  |
| 8      | NC                             | Not  | Cor   | necte  | d     |        |     |     |     |     |   |                    |  |
| 9      | PA6                            | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A6                                       |                    |  |
| 10     | NC                             | Not  | Cor   | necte  | d     |        |     |     |     |     |   |                    |  |
| 11     | PA5                            | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A5                                       |                    |  |
| 12     | PA4                            | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A4                                       |                    |  |
| 13     | PA3                            | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A3                                       |                    |  |
| 14     | PA2 / ISPCLK2                  | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A2                                       | ISP Clock line 2   |  |
| 15     | PA1 / ISPDATA2                 | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A1                                       | ISP Data line 2    |  |
| 16     | PA0 / TIMIO                    | I/O  | С     |        | Х     | Е      | 10  |     | Х   | Х   | Port A0                                       | 8-bit Timer I/O    |  |
| 17     | NC                             | Not  | Cor   | necte  | d     |        |     |     |     |     |   |                    |  |
| 18     | V <sub>REF</sub> <sup>1)</sup> | ı    |       |        |       |        |     |     |     |     | Analog input for battery                      | power monitoring   |  |
| 19     | PB6                            | I/O  | С     |        | Х     |        | Е   | l1  | Х   | Х   | Port B6                                       |                    |  |
| 20     | PB5                            | I/O  | С     |        | Х     | Е      | l1  |     | Х   | Х   | Port B5                                       |                    |  |
| 21     | PB4(SC)                        | I/O  | SC    | SC     | Х     | Е      | l1  |     | Х   | Х   | Port B4 (Smartcard)                           |                    |  |
| 22     | PB3(SC)                        | I/O  | SC    | SC     | Х     | Е      | l1  |     | Х   | Х   | Port B3 (Smartcard)                           |                    |  |
| 23     | PB2(SC_CK) /<br>ISPCLK1        | I/O  | sc    | sc     | х     | Е      | l1  |     | Х   | Х   | Port B2 (Smartcard clock)  ISP Clock line     |                    |  |
| 24     | PB1(SC_DATA) /<br>ISPDATA1     | I/O  | sc    | sc     |       | X<br>E | l1  |     | Х   | Х   | Port B1 (Smartcard Data)                      | ISP Data line 1    |  |
| 25     | PB0(SC)                        | I/O  | sc    | sc     | Х     | Е      | l1  |     | Х   | Х   | Port B0 (Smartcard)                           |                    |  |
| 26     | SC_PWR                         | 0    |       |        |       |        |     |     |     |     | Smartcard Regulated Supply Output             |                    |  |
| 27     | $V_{DDA}$                      | S    |       |        |       |        |     |     |     |     | Analog Power Supply                           | /oltage            |  |
| 28     | V <sub>DD</sub>                | S    |       |        |       |        |     |     |     |     | Digital Main Supply Vo                        | ltage              |  |

| Pin n° |                 |      | Le    | evel   |       |     | Р   | ort |     |     | Main                       |                    |  |
|--------|-----------------|------|-------|--------|-------|-----|-----|-----|-----|-----|----------------------------|--------------------|--|
| >64    | Pin Name        | Туре | ut    | out    |       | Inp | ut  |     | Out | put | function<br>(after         | Alternate function |  |
| TQFP64 |                 |      | Input | Output | float | mdw | int | wpd | ОО  | РР  | reset)                     |                    |  |
| 29     | $V_{SSA}$       | S    |       |        |       |     |     |     |     |     | Analog Ground Voltage      |                    |  |
| 30     | V <sub>SS</sub> | S    |       |        |       |     |     |     |     |     | Digital Ground Voltage     |                    |  |
| 31     | OSCIN           | Ι    |       |        |       |     |     |     |     |     | External main clock source |                    |  |
| 32     | NC              | Not  | Cor   | necte  | d     |     |     |     |     |     |                            |                    |  |
| 33 36  | COM0 COM3       | 0    |       |        |       |     |     |     |     |     | LCD Common outputs         |                    |  |
| 37 64  | SEG0 SEG27      | 0    |       |        |       |     |     |     |     |     | LCD Segment outputs        |                    |  |

# Note:

577

<sup>1)</sup> There is no protection diode referenced to  $V_{DD}$  on the  $V_{REF}$  pad. If the microcontroller is not powered on at the main  $V_{DD}$  supply, it is possible to have no power consumption (other than leakage currents - see electrical parameters), while applying power to  $V_{REF}$ .

# 1.3 REGISTER & MEMORY MAP

As shown in Figure 3, the MCU is capable of adressing 64K bytes of memories and I/O registers.

The available memory locations consist of 64 bytes of register locations, up to 256 bytes of RAM, 16 bytes of LCD RAM and 4Kbytes of user

program memory. The RAM space includes up to 64 bytes for the stack from 0100h to 013Fh.

The highest address bytes contain the user reset and interrupt vectors.

Figure 3. Memory Map




Table 2. Hardware Register Map

| Address                 | Block                    | Register<br>Label     | Register Name  | Reset<br>Status   | Remarks                 |  |
|-------------------------|--------------------------|-----------------------|--|-------------------|-------------------------|--|
| 0000h<br>0001h<br>0002h | Port A                   | PADR<br>PADDR<br>PAOR | Port A Data Register Port A Data Direction Register Port A Option Register | 00h<br>00h<br>00h | R/W<br>R/W<br>R/W       |  |
| 0003h                   |                          |                       | Reserved Area (1 Byte)   |                   |                         |  |
| 0004h<br>0005h<br>0006h | Port B                   | PBDR<br>PBDDR<br>PBOR | Port B Data Register Port B Data Direction Register Port B Option Register | 00h<br>00h<br>00h | R/W<br>R/W<br>R/W       |  |
| 0007h<br>to<br>001Fh    | Reserved Area (25 Bytes) |                       |  |                   |                         |  |
| 0020h                   |                          | MISCR                 | x0h  | R/W               |                         |  |
| 0021h<br>0022h<br>0023h | Reserved Area (3 Bytes)  |                       |  |                   |                         |  |
| 0024h                   | LCD                      | LCDCR                 | LCD Control Register   | 00h               | R/W                     |  |
| 0025h                   | SSS                      | SSSCR                 | Smartcard Supply Supervisor Control Status<br>Register                     | 00h               | R/W                     |  |
| 0026h<br>to<br>0030h    | Reserved Area (11 Bytes) |                       |  |                   |                         |  |
| 0031h<br>0032h<br>0033h | TIMER                    | PSCR<br>TCR<br>TSCR   | Timer Prescaler register Timer Counter Register Timer Status Register      | FFh<br>FFh<br>50h | Read Only<br>R/W<br>R/W |  |
| 0034h<br>to<br>003Fh    |                          | •                     | Reserved Area (12 Bytes)   |                   | •                       |  |

#### 1.4 FLASH PROGRAM MEMORY

#### 1.4.1 Introduction

Flash devices have a single voltage non-volatile FLASH memory that may be programmed in-situ (or plugged in a programming tool) on a byte-by-byte basis.

#### 1.4.2 Main features

- Remote In-Situ Programming (ISP) mode
- Up to 16 bytes programmed in the same cycle
- MTP memory (Multiple Time Programmable)
- Read-out memory protection against piracy

#### 1.4.3 Structural organisation

The FLASH program memory is organised in a single 8-bit wide memory block which can be used for storing both code and data constants.

The FLASH program memory is mapped in the upper part of the ST7 addressing space (F000h-FFFFh) and includes the reset and interrupt user vector area.

#### 1.4.4 In-Situ Programming (ISP) modes

The FLASH program memory can be programmed using two Remote ISP modes. These ISP modes allow the contents of the ST7 program memory to be updated using a standard ST7 programming tool after the device is mounted on the application board. This feature can be implemented with a minimum number of added components and board area impact.

Examples of Remote ISP hardware interfaces to the standard ST7 programming tool are described below. For more details on ISP programming, refer to the ST7 Programming Specification.

#### Remote ISP Overview

The Remote ISP modes are initiated by a specific sequence on the dedicated ISPSEL pin.

The Remote ISP is performed in three steps:

- Selection of the RAM execution mode
- Download of Remote ISP code in RAM
- Execution of Remote ISP code in RAM to program the user program into the FLASH

# Remote ISP hardware configuration

Remote ISP mode works using either the internal oscillator (no external clock is necessary), or an external square wave clock. The selection of the oscillator (internal or external) depends on the ISP\_SEL pin during the rising edge of RESET pin

(see "MAIN CLOCK CONTROLLER SYSTEM (MCC)" on page 21).

Two ISP modes exist:

- ISP1: ISP signals mapped on smartcard I/O pins
- ISP2: ISP signal mapped on general purpose I/O pins

#### **ISP1 Mode**


In ISP1 mode, it is possible to re-program the microcontroller using a ISO7816 smartcard connector as shown in Figure 3.

This mode requires five signals (plus the SC\_PWR signal if necessary) to be connected to the programming tool. These signals are:

- RESET: device reset
- V<sub>SS</sub>: device ground power supply
- ISPCLK1: ISP output serial clock pin
- ISPDATA1: ISP input serial data pin
- ISPSEL: Remote ISP mode selection. This pin has an internal pulldown and must be left high impedance if the internal oscillator is selected. Otherwise an appropriate pull-up is needed (see Electrical Characteristics).

**Note:** The RESET and ISPSEL pins are not part of the ISO7816 interface. Consequently, two additional contacts on the smartcard connector are necessary.

Table 3. ISP1 (Smartcard) interface



# FLASH PROGRAM MEMORY (Cont'd)

#### **ISP2 Mode**


This mode requires five signals (plus the  $V_{DD}$  signal if necessary) to be connected to the programming tool. These signals are:

- RESET: device reset
- V<sub>SS</sub>: device ground power supply
- ISPCLK2: ISP output serial clock pin
- ISPDATA2: ISP input serial data pin
- ISPSEL: Remote ISP mode selection. This pin must be left high impedance (internal pull down on pin ISPSEL) if the internal oscillator is selected. Otherwise an appropriate pull-up is needed (see Electrical Characteristics).

If any of these pins are used for other purposes on the application, a serial resistor has to be implemented to avoid a conflict if the other device forces the signal level.

Figure 4 shows a typical hardware interface to a standard ST7 programming tool. For more details on the pin locations, refer to the device pinout description.

Figure 4. Typical Remote ISP2 Interface



# 1.5 Program Memory Read-out Protection

The read-out protection is enabled through an option bit.

For FLASH devices, when this option is selected, the program and data stored in the FLASH memory are protected against read-out piracy (including a re-write protection). When this protection option is removed the entire FLASH program memory is automatically erased.

# **2 CENTRAL PROCESSING UNIT**

#### 2.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

#### 2.2 MAIN FEATURES

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

#### 2.3 CPU REGISTERS

The 6 CPU registers shown in Figure 13 are not present in the memory mapping and are accessed by specific instructions.

# Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

# Index Registers (X and Y)


In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

#### **Program Counter (PC)**

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).

Figure 5. CPU Registers



12/71

# CPU REGISTERS (Cont'd) CONDITION CODE REGISTER (CC)

Read/Write

Reset Value: 111x1xxx

| 7 |   |   |   |   |   |   | 0 |
|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | Н | Ι | N | Z | С |

The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

#### Bit $4 = \mathbf{H}$ Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

- 0: No half carry has occurred.
- 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

#### Bit 3 = I Interrupt mask.

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

- 0: Interrupts are enabled.
- 1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

**Note:** Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptable because the I bit is set by hardware when you en-

ter it and reset by the IRET instruction at the end of the interrupt routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.

# Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7<sup>th</sup> bit of the result.

- 0: The result of the last operation is positive or null.
- 1: The result of the last operation is negative (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

#### Bit $1 = \mathbf{Z} Zero$ .

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

# Bit 0 = **C** Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.


- 0: No overflow or underflow has occurred.
- 1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

# CENTRAL PROCESSING UNIT (Cont'd) STACK POINTER (SP)

Read/Write

Reset Value: 013Fh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 6).

Since the stack is 64 bytes deep, the 10 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP5 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

**Note:** When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 6.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.




Figure 6. Stack Manipulation Example

57

# 3 SUPPLY, RESET AND CLOCK MANAGEMENT

The ST72411 microcontroller includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

#### **Main Features**

- V<sub>DD</sub> Low Voltage Detection and Supervisor (LVDS)
- Reset Sequence Manager
- Main Clock Controller System (MCC)

# 3.1 LOW VOLTAGE DETECTOR AND SUPERVISOR (LVDS)

The LVDS consists of three main blocks:

- Low Voltage Detector (LVD)
- Open Power Supply Detection (OPSD)
- Power Supply Supervisor (PSS)

If the internal oscillator is selected (OSC\_SEL pin is tied to  $V_{SS}$ ), the LVDS, OPSD and PSS functions are always enabled.

If an external clock is selected (OSC\_SEL tied to  $V_{DD}$ ), the LVDS, OPSD and PSS are disabled while the external RESET is low and during the first 260 clock cycles ( $f_{CPU}$ ). They become enabled after this period. Refer to Figure 13. This means an external reset circuit must be provided. However, after this period the LVDS may generate a reset if a power voltage drop occurs.

#### 3.1.1 Low Voltage Detector

To allow the integration of power management features in the application, the Low Voltage Detector function (LVD) generates a static reset when the  $V_{DD}$  supply voltage is below a  $V_{IT+}$  reference value (positive-going input threshold voltage). This means that it secures the power-up as well as the power-down by keeping the ST7 in reset state.

The  $V_{\text{IT-}}$  reference value (negative-going input threshold voltage) for a voltage drop is lower than the  $V_{\text{IT+}}$  reference value for power-on in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD Reset circuitry generates a reset when  $V_{DD}$  is below:

- V<sub>IT+</sub> when V<sub>DD</sub> is rising
- V<sub>IT</sub> when V<sub>DD</sub> is falling

The LVD function is illustrated in Figure 7.

Provided the minimum  $V_{DD}$  value (guaranteed for the oscillator frequency) is below  $V_{IT-}$ , the MCU can only be in one of two modes:

- Under full software control
- In static safe reset

In this condition, secure operation is always ensured for the application without the need for external reset hardware.

The LVD filters spikes on  $V_{DD}$  larger than  $t_{g(VDD)}$  to avoid parasitic resets.

# 3.1.2 Open Power Supply Detection (OPSD)

The purpose of the Open Power Supply Detection function is to detect if the  $V_{DD}$  power circuit is open.

It detects if the microcontroller is about to be powered down, to allow software to shutdown the application properly before the Power Down Reset generate by the LVDS.

The system is based on a comparison between  $V_{REF}$  and  $V_{DD}$ .  $V_{REF}$  is an analog input which is intended to be directly connected to the power source (see Figure 8).

The detection is not dependent on the MCU consumption (not dependent on the voltage drop due to the internal resistor of the power source).

To avoid spurious setting of the Power Down Flag due to possible noise (PDF bit in the MISCR register), a margin M is factored into the comparison. The detection is done if:

$$(V_{REF} - V_{DD}) > M$$

The PDF flag can be used to monitor the main supply supervisor function as shown in Figure 9.

When  $(V_{REF} - V_{DD}) > M$ , the PDF flag is set and an interrupt is generated if the PDIE bit in the MISCR register is set. This feature allows the user program to detect and manage the  $V_{DD}$  drop according to the application before the reset generated by the LVDS (See Figure 9).

See the Miscellaneous register chapter for more details on the PDF and PDIE bits.

#### 3.1.3 Power Supply Supervisor (PSS)

The Power Supply Supervisor function compares the Power Supply to a fixed analog reference voltage (V<sub>PSS</sub>) (see Figure 10). The output of this comparator is directly connected to the PSSF bit in the MISCR register (read only bit).

This feature can be used to monitor the power supply.

# LOW VOLTAGE DETECTOR AND SUPERVISOR (Cont'd)

Figure 7. Low Voltage Detector vs Reset





Figure 8. Open Power Supply Detection:  $V_{\mbox{\scriptsize REF}}$  Connections



# LOW VOLTAGE DETECTOR AND SUPERVISOR (Cont'd)

Figure 9. Open Power Supply Detection (OPSD)




Figure 10. Power Supply Supervisor system (PSS)

# 3.2 RESET SEQUENCE MANAGER

The RESET sequence manager includes two reset sources as shown in Figure 11:

- External RESET source pulse
- Internal LVDS RESET (Low Voltage Detection)


These sources act on the  $\overline{\text{RESET}}$  PIN and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

A 4096 CPU clock cycle delay allows the oscillator to stabilise and to ensure that recovery has taken place from the Reset state.

The RESET vector fetch phase duration is 2 clock cycles.

Figure 11. Reset Block Diagram



# **RESET MANAGER** (Cont'd)

# ([WMLQDO5(6(7 SIQ

The RESET pin is both an input and an open-drain output with integrated RON weak pull-up resistor (see Figure 11). This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device.


A RESET signal coming from an external source must have a duration of at least t<sub>PULSE</sub> in order to be recognized. Two RESET sequences can be associated with this RESET source as shown in Figure 12.

When the RESET is generated by an internal source, during the two first phases of the RESET sequence, the device RESET pin acts as an output that is pulled low.

V<sub>DD nominal</sub> V<sub>IT+</sub> 5 (6(7 581 581 INTERNAL RESET FETCH DELAY 4096 CLOCK CYCLES VECTOR EXTERNAL  $t_{PULSE}$ RESET SOURCE RESET PIN

Figure 12. External RESET Sequence with internal Clock Selected (OSC\_SEL pin tied to V<sub>SS</sub>)





# **RESET MANAGER** (Cont'd)

, QVMUQDO/RZ 9RONDJH'HVMFVMRQ5(6(7)


Two different RESET sequences caused by the internal LVD circuitry can be distinguished:

- LVD Power-On RESET
- Voltage Drop RESET

In the second sequence, a "delay" phase is used to keep the device in RESET state until  $V_{DD}$  rises up to  $V_{IT+}$  (see Figure 14).

**Important:** if OSC\_SEL pin is HIGH (external clock selected), the LVD Power-On and the Voltage Drop features are disabled during the first 260 clock cycles (f<sub>CPU</sub>) after reset. This means that an external reset circuitry must be provided to reset the microcontroller.

Figure 14. LVD RESET Sequences when the OSC\_SEL pin is tied to GND



# 3.3 MAIN CLOCK CONTROLLER SYSTEM (MCC)

The MCC block supplies the clock for the ST7 CPU and its internal peripherals. It allows to manage the SLOW power saving mode acting on the SMS bit of the Miscellaneous register (MISCR) and the Main clock-out capability acting on the CKD and CKAFOEN bits of the Smartcard Supply Supervisor Control Register (SSSCR).

The main clock of the ST7 can be generated by two different sources (see Figure 17):

- an external source
- an internal RC oscillator

The device is normally operated using an integrated 7.16MHz oscillator, meaning 3.58MHz operating frequency. However, an external clock can be applied, up to 8MHz (4MHz operating frequency). The clock source is selected through the OSC\_SEL pin status.

#### ( [ VMQDO&QFN6RXUFH

The OSC\_SEL pin status selects the External Clock capability when it is tied to  $V_{DD}$ . In this mode, a clock signal with ~50% duty cycle has to drive the OSCIN pin (see Figure 15).

# ,QVMQDO5 & 2 VFLOODVRU6RXUFH

The OSC\_SEL pin status selects the Internal RC clock source capability when it is tied to  $V_{SS}$  (see Figure 16).

Note that OSC\_SEL pin contains a pull-down which allows to leave OSC\_SEL in high impedance in the application when the internal oscillator is selected. This is mandatory for using the Remote In Situ Programming feature.

Figure 15. External Clock




Figure 16. Internal RC Oscillator





Figure 17. Main Clock Controller (MCC) Block Diagram



#### 4 INTERRUPTS

The ST7 core may be interrupted by one of two different methods: maskable hardware interrupts as listed in the Interrupt Mapping Table and a non-maskable software interrupt (TRAP). The Interrupt processing flowchart is shown in Figure 1.

The maskable interrupts must be enabled clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see external interrupts subsection).

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to the Interrupt Mapping Table for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

**Note:** As a consequence of the IRET instruction, the I bit will be cleared and the main program will resume.

#### **Priority management**

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case when several interrupts are simultaneously pending, an hardware priority defines which one will be serviced first (see the Interrupt Mapping Table).

#### Interrupts and Low power mode

All interrupts allow the processor to leave the WAIT low power mode. Only external and specifically mentioned interrupts allow the processor to leave the HALT low power mode (refer to the "Exit from HALT" column in the Interrupt Mapping Table).

#### 4.1 NON MASKABLE SOFTWARE INTERRUPT

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit.

It will be serviced according to the flowchart on Figure 1.

# **4.2 EXTERNAL INTERRUPTS**

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low power mode.

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins, connected to the same interrupt vector, are configured as interrupts, their signals are logically ANDed before entering the edge/level detection block.

**Caution:** The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of an ANDed source (as described on the I/O ports section), a low level on an I/O pin configured as input with interrupt, masks the interrupt request even in case of risingedge sensitivity.

#### **4.3 PERIPHERAL INTERRUPTS**

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.


Clearing an interrupt request is done by:

- Writing "0" to the corresponding bit in the status register or
- Access to the status register while the flag is set followed by a read or write of an associated register.

**Note**: the clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being enabled) will therefore be lost if the clear sequence is executed.

# INTERRUPTS (Cont'd)

Figure 18. Interrupt Processing Flowchart



# INTERRUPTS (Cont'd)

**Table 4. Interrupt Mapping** 

| N° | Source<br>Block | Description                          | Register<br>Label | Priority<br>Order | Exit<br>from<br>HALT | Address<br>Vector |
|----|-----------------|--------------------------------------|-------------------|-------------------|----------------------|-------------------|
|    | RESET           | Reset                                | N/A               | Highest           | yes                  | FFFEh-FFFFh       |
|    | TRAP            | Software Interrupt                   | IN/A              | Priority          | no                   | FFFCh-FFFDh       |
| 0  |                 | Not used                             |                   | ]                 | _                    | FFFAh-FFFBh       |
| 1  |                 | Not used                             |                   | 1                 | -                    | FFF8h-FFF9h       |
| 2  | EI0             | External Interrupt Port A70          | N/A               | 1                 | VOC                  | FFF6h-FFF7h       |
| 3  | EI1             | External Interrupt Port B60          | IN/A              |                   | yes                  | FFF4h-FFF5h       |
| 4  |                 | Not used                             |                   | 1                 |                      | FFF2h-FFF3h       |
| 5  |                 | Not used                             |                   | 1                 |                      | FFF0h-FFF1h       |
| 6  |                 | Not used                             |                   | 1                 | -                    | FFEEh-FFEFh       |
| 7  |                 | Not used                             |                   | 1                 |                      | FFECh-FFEDh       |
| 8  | TIMER           | Timer Underflow Interrupt            | TSCR              | 1                 | yes                  | FFEAh-FFEBh       |
| 9  |                 | Not used                             |                   | 1                 |                      | FFE8h-FFE9h       |
| 10 |                 | Not used                             |                   | 1                 |                      | FFE6h-FFE7h       |
| 11 |                 | Not used                             |                   | 1 ↓               |                      | FFE4h-FFE5h       |
| 12 | SSS             | Smartcard Current Overload Interrupt | SSSR              | Lowest            | no                   | FFE2h-FFE3h       |
| 13 | LVDS            | Power Down Interrupt                 | MISCR             | Priority          | no                   | FFE0h-FFE1h       |

# **4.4 POWER SAVING MODES**

#### 4.4.1 Introduction

There are three Power Saving modes. Slow Mode is selected by setting the relevant bits in the Miscellaneous register. Wait and Halt modes may be entered using the WFI and HALT instructions.

**Table 5. Power Saving Modes** 

| Mode | f <sub>CPU</sub>                                  | CPU | Peripherals switched off.                                     | Wake up  |
|------|---|-----|---|--|
| Slow | f <sub>OSC</sub> /32                              | ON  | None  | -  |
| Wait | f <sub>OSC</sub> /2<br>or<br>f <sub>OSC</sub> /32 | OFF | None  | - External I/O<br>- Timer<br>- LVDS (PDF Flag).<br>- Reset |
| Halt | OFF   | OFF | - SSS<br>- TIMER <sup>1</sup><br>- LVDS <sup>2</sup><br>- LCD | - External I/O<br>- Timer<br>- Reset                       |

<sup>&</sup>lt;sup>1</sup> Except with external timer clock.

**Note:** To reduce power consumption (in Run or Wait modes), the smartcard supply supervisor (SSS) and the LCD can be disabled by software.

#### 4.4.2 Slow Mode

In Slow mode, the oscillator frequency can be divided by a value defined in the Miscellaneous Register. The CPU and peripherals are clocked at this lower frequency except the LCD driver and the 8-bit Timer which have a fixed clock. Slow mode is used to reduce power consumption, and enables the user to adapt the clock frequency to the available supply voltage.


#### 4.4.3 Wait Mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU. The peripherals remain active. During Wait mode, the I bit (CC Register) is cleared, so as to enable all interrupts. All other registers and memory remain unchanged. The MCU will remain in Wait mode until an Interrupt or Reset occurs, the Program Counter then branches to the starting address of the Interrupt or Reset Service Routine.

The MCU will remain in Wait mode until a Reset or an Interrupt occurs, causing it to wake up.

Refer to Figure 19.

Figure 19. Wait Mode Flow Chart



**Note:** Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the interrupt routine and cleared when the CC register is popped.

<sup>&</sup>lt;sup>2</sup> If the LVD bit in the MISCR register is reset

# POWER SAVING MODES (Cont'd)

#### 4.4.4 Halt Mode

The Halt mode is the lowest power consumption mode of the MCU. Halt mode is entered by executing the HALT instruction. The internal oscillator is then turned off, causing all internal processing to be stopped, including the operation of the on-chip peripherals.


When entering Halt mode, the I bit in the CC Register is cleared so as to enable External Interrupts. If an interrupt occurs, the CPU becomes active.

The MCU can exit Halt mode on reception of an interrupt or a reset. Refer to the Interrupt Mapping Table. The oscillator is then turned on and a stabilization time is provided before releasing CPU operation. The stabilization time is 4096 CPU clock cycles.

After the start up delay, the CPU continues operation by servicing the interrupt which wakes it up or by fetching the reset vector if a reset wakes it up.

**Note:** If the LVD bit in the MISCR register is set, the LVDS is not disabled when entering Halt mode.

Figure 20. HALT Flow Chart



57/

# **5 ON-CHIP PERIPHERALS**

#### **5.1 I/O PORTS**

#### 5.1.1 Introduction

The I/O ports offer different functional modes:

- transfer of data through digital inputs and outputs and for specific pins:
- external interrupt generation
- alternate signal input/output for the on-chip peripherals.

An I/O port contains up to 8 pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

# 5.1.2 Functional Description

Each port is associated to 2 main registers:

- Data Register (DR)
- Data Direction Register (DDR)

and one optional register:

- Option Register (OR)

Each I/O pin may be programmed using the corresponding register bits in DDR and OR registers: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, for specific port which do not provide this register refer to the I/O Port Implementation section. The generic I/O block diagram is shown on Figure 21.

#### **Input Modes**

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

Different input modes can be selected by software through the OR register.

**Note1**: Writing the DR register modifies the latch value but does not affect the pin status.

**Note2**: When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the ports is configured as an output.

# **External interrupt function**

When an I/O is configured in Input with Interrupt, an event on this I/O can generate an external Interrupt request to the CPU.

Each pin can independently generate an Interrupt request. The interrupt sensitivity is given independently according to the description mentioned in the Miscellaneous register. Each external interrupt vector is linked to a dedicated group of I/O port pins (see Interrupt section). If more than one input pins are selected simultaneously as interrupt source, these are logically ANDed. For this reason if one of the interrupt pins is tied low, it masks the other ones.

In case of a floating input with interrupt configuration, special cares mentioned in the IO port implementation section have to be taken.

# **Output Mode**

The output configuration is selected by setting the corresponding DDR register bit.

In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register: Output push-pull and open-drain.

DR register value and output pin status:

| DR | Push-pull                 | Open-drain |
|----|---------------------------|------------|
| 0  | V <sub>SS</sub>           | Vss        |
| 1  | $V_{DD}$ or $V_{SC\_PWR}$ | Floating   |

Note: In this mode, interrupt function is disabled.

#### **Alternate function**

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.

When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin's state is also digitally readable by addressing the DR register.

**Note**: Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input. When an on chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.


**WARNING**: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

#### Smartcard versus Standard I/Os

The Smartcard I/O ports differ from the standard I/O ports in that they have a different power supply: the output buffers and the input Schmitt trigger are supplied by  $V_{SC\_PWR}$  for the Smartcard I/Os and by  $V_{DD}$  for the Standard I/Os. For Smartcard I/Os, the Schmitt trigger is designed to guarantee output levels compatible with  $V_{DD}$  for  $V_{SC\_PWR}$  =5V or  $^{3V}$ 

Caution: When the SSS regulator is deactivated (bit SSSEN=0), the Smartcard I/O ports cannot be used correctly (VSC\_PWR=VSS). In this case, special care is required when manipulating external interrupts: As Smartcard I/Os are always tied to ground, they may mask interrupts on other I/O lines of the same port.

Figure 21. I/O Block Diagram



**Table 6. Port Mode Options** 

|        | Configuration Mode                    | Pull-Up | P-Buffer | Diodes |
|--------|---------------------------------------|---------|----------|--------|
| Input  | Floating                              | Off     | Off      | On     |
| IIIput | Pull-up with Interrupt                | On      | ] 0"     |        |
|        | Push-pull                             | Off     | On       |        |
|        | Open Drain (logic level)              |         | Off      |        |
| Output | Push-pull with pull-up                | On      | On       | 1      |
|        | Open Drain (logic level) with pull-up |         | Off      | 1      |
|        | True Open Drain                       |         | NI       |        |

NI - not implemented

Off - implemented not activated

On - implemented and activated

57

# 5.1.3 I/O Port Implementation

The I/O port register configurations are summarised as follows.

#### **Standard Ports**

PA0:7, PB5 (supplied by V<sub>DD</sub>)

| MODE                         | DDR | OR |
|------------------------------|-----|----|
| floating input               | 0   | 0  |
| pull-up input with interrupt | 0   | 1  |
| open drain output            | 1   | 0  |
| push-pull output             | 1   | 1  |

**PB6** (supplied by V<sub>DD</sub>)

| MODE                           | DDR | OR |
|--------------------------------|-----|----|
| floating input                 | 0   | 0  |
| pull-down input with interrupt | 0   | 1  |
| open drain output              | 1   | 0  |
| push-pull output               | 1   | 1  |

PB0, 2, 3, 4 (supplied by V<sub>SC PWR</sub>)


| MODE                         | DDR | OR |
|------------------------------|-----|----|
| floating input               | 0   | 0  |
| pull-up input with interrupt | 0   | 1  |
| open drain output            | 1   | 0  |
| push-pull output             | 1   | 1  |

**PB1** (Smartcard Data supplied by V<sub>SC\_PWR</sub>)

| MODE                           | DDR | OR |
|--------------------------------|-----|----|
| pull-up input                  | 0   | 0  |
| pull-up input with interrupt   | 0   | 1  |
| open drain output with pull-up | 1   | 0  |
| push-pull output with pull-up  | 1   | 1  |

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in Figure 22 Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interrupt generation.

Figure 22. Interrupt I/O Port State Transition



**Table 7. Port Configuration** 

| Port   | Pin name    | Inj      | out                 | Output             |                   |  |
|--------|-------------|----------|---------------------|--------------------|-------------------|--|
| Port   | Pin name    | OR = 0   | OR = 1              | OR = 0             | OR = 1            |  |
| Port A | PA7:0       | floating | pull-up interrupt   | open drain         | push-pull         |  |
|        | PB6         | floating | pull-down interrupt | open drain         | push-pull         |  |
|        | PB5         | floating | pull-up interrupt   | open drain         | push-pull         |  |
| Port B | PB4:2 (SC*) | floating | pull-up interrupt   | open drain         | push-pull         |  |
|        | PB1 (SC*)   | pull-up  | pull-up interrupt   | pull-up open drain | pull-up push-pull |  |
|        | PB0 (SC*)   | floating | pull-up interrupt   | open drain         | push-pull         |  |

<sup>\*</sup> Note: Smartcard I/Os supplied by V<sub>SC PWR</sub>.

# 5.1.4 Register Description


'\$7\$5(\*,67(5'5

Port x Data Register PxDR with x = A or B.

Note: In Port B, PB[7] is unused.

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = D[7:0] Data register 8 bits.

The DR register has a specific behaviour according to the selected input/output configuration. Writing the DR register is always taken into account even if the pin is configured as an input; this allows to always have the expected level on the pin when toggling to output mode. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

# **DATA DIRECTION REGISTER (DDR)**

Port x Data Direction Register PxDDR with x = A or B.

Read/Write

Reset Value: 0000 0000 (00h)

| 7   |     |     |     |     |     |     | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|
| DD7 | DD6 | DD5 | DD4 | DD3 | DD2 | DD1 | DD0 |

Bit 7:0 = **DD[7:0]** Data direction register 8 bits.

The DDR register gives the input/output direction configuration of the pins. Each bits is set and cleared by software.


0: Input mode 1: Output mode

237,215(\*,67(5 25

Port x Option Register PxOR with x = A or B.

Read/Write

Reset Value: 0000 0000 (00h)



Bit 7:0 = **OR[7:0]** Option register 8 bits.

For specific I/O pins, this register is not implemented. In this case the DDR register is enough to select the I/O pin configuration.

The OR register allows to distinguish: in input mode if the pull-up (or pull-down for PB6) with interrupt capability or the floating (pull-up for PB1) configuration is selected, in output mode if the push-pull or open drain configuration is selected.

Each bit is set and cleared by software.

Table 8. I/O Port Register Map and Reset Values

| Address<br>(Hex.) | Register<br>Label        | 7   | 6   | 5 | 4 | 3 | 2 | 1 | 0   |
|-------------------|--------------------------|-----|-----|---|---|---|---|---|-----|
|                   | t Value<br>ort registers | 0   | 0   | 0 | 0 | 0 | 0 | 0 | 0   |
| 0000h             | PADR                     |     |     |   |   |   |   |   |     |
| 0001h             | PADDR                    | MSB |     |   |   |   |   |   | LSB |
| 0002h             | PAOR                     |     |     |   |   |   |   |   |     |
| 0004h             | PBDR                     |     |     |   |   |   |   |   |     |
| 0005h             | PBDDR                    | -   | MSB |   |   |   |   |   | LSB |
| 0006h             | PBOR                     |     |     |   |   |   |   |   |     |

#### **5.2 MISCELLANEOUS REGISTER**

The miscellaneous register allows control over several features such as the external interrupts or the I/O alternate functions.

### 5.2.1 I/O Port Interrupt Sensitivity Description

The external interrupt sensitivity is controlled by the IPB and IS[1:0] bits of the Miscellaneous register (Figure 23). Up to 2 fully independent external interrupt source sensitivities are allowed.

Each external interrupt source can be triggered by four different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge

■ Falling edge and low level


To guarantee the functionality, a modification of the sensitivity in the MISC register can be done only when the I bit of the CC register is set to 1 (interrupt masked). See I/O port register and Miscellaneous register descriptions for more details on programming.

**Caution:** Take care when changing the value of the IPB bit as, in some cases, an interrupt will be generated by the edge resulting from the change.

# 5.2.2 Slow mode and V<sub>DD</sub> Supply Monitoring

The MISCR register manages SLOW mode selection and the LVDS  $V_{DD}$  monitoring interrupt. Refer to the register description.

Figure 23. External Interrupt Sources vs MISCR



57/

# MISCELLANEOUS REGISTER (Cont'd)

0,6&(//\$1(2865(\*,67(5 0,6&5

Read/Write

Reset Value: x000 0000 (x0h)

(for bit 7, the reset value depends on  $V_{DD}$ )

| 7    | 6   | 5   | 4   | 3   | 2    | 1   | 0   |
|------|-----|-----|-----|-----|------|-----|-----|
| PSSF | LVD | IPB | IS1 | IS0 | PDIE | PDF | SMS |

Bit 7 = **PSSF** Power Supply Supervisor Flag

This bit is set and cleared by hardware.

0: V<sub>DD</sub> is greater than V<sub>PSS</sub>.

1: V<sub>DD</sub> is less than V<sub>PSS</sub>.

Bit 6= LVD LVD ON during HALT mode This bit is set and cleared by software.

This bit is used to keep the LVD active during HALT mode.

0: LVD switched off in HALT mode (reset state).

1: LVD active in HALT mode.

Bit 5 = IPB Interrupt polarity for port B

This bit is used to reverse the external interrupt sensitivity polarity of the port B[6:0] pins. It is set and cleared by software.

0: Standard sensitivity polarity

1: Reversed sensitivity polarity

Note: See IS[1:0] bit description for more details.

This bit can be written only when the I bit of the CC register is set to 1 (if interrupts are masked).

Bit 4:3 = **IS[1:0]** *EI0* and *EI1* sensitivity These bits are used to program the interrupt sensitivity of the following external interrupts:

- EI1 (port B[6:0])

- EI0 (port A[7:0])

These 2 bits can be written only when the I bit of the CC register is set to 1 (interrupt masked).

| IS1 | IS0 | External Interrupt Sensitivity |                             |  |  |  |  |
|-----|-----|--------------------------------|-----------------------------|--|--|--|--|
| 131 | 150 | MISCR.IPB=0                    | MISCR.IPB=1                 |  |  |  |  |
| 0   | 0   | Falling edge & low level       | Rising edge<br>& high level |  |  |  |  |
| 0   | 1   | Rising edge only               | Falling edge only           |  |  |  |  |
| 1   | 0   | Falling edge only              | Rising edge only            |  |  |  |  |
| 1   | 1   | Rising and falling edge        |                             |  |  |  |  |

| IS1 | IS0 | External Interrupt Sensitivity |  |  |
|-----|-----|--------------------------------|--|--|
| 0   | 0   | Falling edge & low level       |  |  |
| 0   | 1   | Rising edge only               |  |  |
| 1   | 0   | Falling edge only              |  |  |
| 1   | 1   | Rising and falling edge        |  |  |

Bit 2 = PDIE Power Down Interrupt Enable This bit is set and cleared by software.

0: Power down interrupt disabled

1: Power down interrupt enabled

# Bit 1 = **PDF** Power Down Flag

This bit is set and cleared by software or set by hardware if (V<sub>REF</sub> - V<sub>DD</sub>) > M. If the PDIE bit is set, an interrupt is generated when PDF is set (sensitivity is high level). It can be cleared only by software writing zero. It can also be set by software, generating an interrupt if PDIE is enabled.

0:  $(V_{REF} - V_{DD}) < M$ : No open  $V_{DD}$  circuit detected 1: (V<sub>REF</sub> - V<sub>DD</sub>) > M : Open V<sub>DD</sub> circuit detected.

Bit 0 = **SMS** Slow mode select

This bit is set and cleared by software.

0: Normal mode.  $f_{CPU} = f_{OSC} / 2$ 

1: Slow mode.  $f_{CPU} = f_{OSC} / 32$ See low power mode and MCC chapters for more details.

# **5.3 8-BIT TIMER (TIM8)**

#### 5.3.1 Introduction


The 8-Bit Timer on-chip peripheral (TIM8) is a free running downcounter based on an 8-bit downcounter with a 9-bit programmable prescaler.

#### 5.3.2 Main Features

- Timeout downcounting mode with up to 16-bit accuracy
- External counter clock source (valid also in HALT mode)
- Interrupt capability on counter underflow
- Output signal generation
- External pulse length measurement
- Time base interrupt

The timer can be used in WAIT and HALT modes and to wake up the MCU.

Figure 24. Timer Block Diagram



# 8-BIT TIMER (Cont'd)

#### 5.3.3 Counter/Prescaler Description

#### Counter

The free running 8-bit downcounter is fed by the output of the programmable prescaler, and is decremented on every rising edge of the f<sub>COUNTER</sub> clock signal.

It is possible to read or write the contents of the counter on the fly, by reading or writing the timer counter register (TCR).

When a counter underflow occurs, the counter is automatically reloaded with the value FFh.

### Counter clock and prescaler

The counter clock frequency is given by:

 $f_{COUNTER} = f_{TIMER} / 8^{PS[1:0]}$ 

where f<sub>TIMER</sub> can be:

- $f_{CPU}/16$
- f<sub>EXT</sub> (input on TIMIO pin)
- f<sub>CPU</sub>/16 gated by TIMIO pin

Table 13 lists the values that  $f_{COUNTER}$  can take if  $f_{TIMER}$  is  $f_{CPU}/16$ .

Table 9. f<sub>counter</sub> values for a f<sub>cpu</sub>=3.58MHz

| f <sub>counter</sub> | PS0 | PS1 |
|----------------------|-----|-----|
| 224 kHz              | 0   | 0   |
| 28 kHz               | 1   | 0   |
| 3.5 kHz              | 0   | 1   |
| 437 Hz               | 1   | 1   |

The timer input clock ( $f_{TIMER}$ ) feeds the 9-bit programmable prescaler. The prescaler output can be programmed by selecting one of the 4 available prescaler taps using the PS[1:0] bits in the Status/ Control Register (TSCR). Thus the division factor of the prescaler can be set to  $8^n$  (where n equals 0, 1, 2 or 3). See Figure 38.

The clock input is enabled by the PSE (Prescaler Enable) bit in the TSCR register. When PSE is reset, the counter is frozen and the prescaler is loaded with the value 1FFh. When PSE is set, the prescaler and the counter run at the rate of the selected clock source.

#### **Counter and Prescaler Initialization**

After RESET, the counter and the prescaler are initialized to FFh and 1FFh respectively.

The 9-bit prescaler can be initialized separately to 1FFh by clearing the PSE bit. Direct write access to the prescaler is not possible.

The 8-bit counter can be initialized separately by writing to the TCR register.

# 8-BIT TIMER (Cont'd)

### 5.3.4 Functional description

# 5.3.4.1 8-bit counting and interrupt capability on counter underflow

Whatever the division factor defined for the prescaler, the Timer Counter works as an 8-bit downcounter. The input clock frequency is user selectable using the PS0 and PS1 bits.

When the downcounter underflows (transition from 00h to FFh), the UDF (Timer Underflow) bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated.

The Timer interrupt can be used to exit the MCU from WAIT or HALT mode.

The TCR can be written at any time by software to define a time period ending with a UDF event, and therefore manage delay or timer functions.

UDF is set when the counter underflows (clock pulse creating the transition from 00h to FFh); however, it may also be set by setting bit 4 of the TSCR register. The UDF bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine. After reset, the 8-bit counter register is loaded with 0FFh, while the 9-bit prescaler is loaded with 1FFh, and the TSCR register is loaded with 050h. This means that the Timer is stopped (PSE="0") and the timer interrupt is disabled.

**Note**: A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the UDF bit is not set until the 8-bit counter underflows again.

# **Application Notes**

 A time base interrupt can be created by using the UDF interrupt to generate interrupts at regular time intervals.

With the maximum prescaler ratio set, the maximum period between two UDF flags is:

512/f<sub>TIMER</sub>

If we consider the previous example:

 $(f_{TIMER} = f_{CPU}/16)$ 

we have

(512\*16) / f<sub>CPU</sub>

(2.3 ms for a  $f_{CPU}$  of 3.58MHz).


With the minimum prescaler ratio set, the minimum step of the 8-bit downcounter, i.e the res-

- olution, is 1/f\_TIMER, that means 16 / f\_CPU (4.5  $\mu s$  for a f\_CPU=3.58MHz).
- When the maximum division factor (512) is set, the input clock to the 8-bit downcounter is the 9th and last bit of the prescaler. This means, the 9bit prescaler and the 8-bit counter are serialized and can be considered as a 16-bit counter with a frequency of f<sub>TIMER</sub>/512.

#### 5.3.4.2 Gated mode

(TOUT = "0", DOUT = "1")


Figure 25. f<sub>TIMER</sub> Clock in Gated Mode



In this mode, the prescaler is decremented by the Timer clock input, but only when the signal on the TIMIO pin is held high (f<sub>CPU</sub>/16 gated by TIMIO). See Figure 39 and Figure 40.

This mode is selected by clearing the TOUT bit in the TSCR register (i.e. as input) and setting the DOUT bit.

Figure 26. .Gated Mode Operation




# 8-BIT TIMER (Cont'd)

#### 5.3.4.3 Event counter mode

(TOUT = "0", DOUT = "0")


Figure 27. f<sub>TIMER</sub> Clock in Event Counter Mode



In this mode, the TIMIO pin is the input clock of the Timer prescaler which is decremented on every rising edge of the input clock (allowing event count). See Figure 41 and Figure 42.

This mode is selected by clearing the TOUT bit in the TSCR register (i.e. as input) and clearing the DOUT bit.


Figure 28. Event Counter Mode Operation



# 5.3.4.4 Output mode

(TOUT = "1", DOUT = "data out")

Figure 29. Output Mode Control




In Output mode, the TIMIO pin is connected to the DOUT latch, hence the Timer prescaler is clocked by the prescaler clock input ( $f_{CPU}/16$ ). See Figure 43.

The user can select the desired prescaler division ratio through the PS1 and PS0 bits of the TSCR register. When the TCR count underflows, it sets the UDF bit in the TSCR. The UDF bit can be tested under program control to perform a timer function whenever it goes high and has to be cleared by the user. The low-to-high UDF bit transition is used to latch the DOUT bit of the TSCR and, if the OEN bit is set, DOUT is transferred to the TIMIO pin. This operating mode allows external signal generation on the TIMIO pin. See Figure 44.

This mode is selected by setting the TOUT bit in the TSCR register (i.e. as output) and setting the DOUT bit to output a high level or clearing the DOUT bit to output a low level

Figure 30. Output Mode Operation



| TOUT | DOUT Timer<br>Function |                        | Application                       |
|------|------------------------|------------------------|-----------------------------------|
| 0    | 0                      | Event Counter (input)  | External counter clock source     |
| 0    | 1                      | Gated input<br>(input) | External Pulse length measurement |
| 1    | 0                      | Output "0"<br>(output) | Output signal                     |
| 1    | 1                      | Output "1"<br>(output) | generation                        |

# 8-BIT TIMER (Cont'd)

#### 5.3.5 Register Description

# PRESCALER COUNTER REGISTER (PSCR)

Read only

Reset Value: 1111 1111 (FFh)

| ,     |       |       |       |       |       |       | O     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PSCR8 | PSCR7 | PSCR6 | PSCR5 | PSCR4 | PSCR3 | PSCR2 | PSCR1 |

Bit 7:0 = PSCR[8:1] Prescaler MSB.

# **TIMER COUNTER REGISTER (TCR)**

Read / Write

Reset Value: 1111 1111 (FFh)

| /    |      |      |      |      |      |      | 0    |
|------|------|------|------|------|------|------|------|
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

Bit 7:0 = TCR[7:0] Timer counter bits.

# **TIMER STATUS CONTROL REGISTER (TSCR)**

Read/Write

Reset Value: 0101 0000 (50h)

|     |      |      |     |     |     |     | U   |
|-----|------|------|-----|-----|-----|-----|-----|
| OEN | TOUT | DOUT | UDF | ETI | PSE | PS1 | PS0 |

#### Bit 7 = **OEN** Output Enable.

In output mode, this bit allows DOUT to be send to the timer output. It has no effects in INPUT mode. 0: Output disabled (reset state)

1: Output enabled

# Bit 6 = **TOUT** *Timer Output Control.*

When low, this bit selects the input mode for the TIMER pin. When high the output mode is selected.

0: Input mode

1: Output mode (reset state)

#### Bit 5 = **DOUT** Data Output.

Data sent to the timer output when UDF is set high (output mode only). Input mode selection (input mode only).

#### Bit 4 = **UDF**: *Timer Underflow*.

A low-to-high transition indicates that the timer count register has underflowed. It means that the TCR value has changed from 00h to FFh.

This bit must be cleared by user software.

0: Counter has not underflowed

1: Counter underflow occurred (reset state)

#### Bit 3 = **ETI**: Enable Timer Interrupt.

When set, enables the timer interrupt request. If ETI=0 the timer interrupt is disabled. If ETI=1 and UDF=1 an interrupt request is generated.

0: Interrupt disabled (reset state)

1: Interrupt enabled

#### Bit 2 = **PSE**: Prescaler Enable.

Used to initialize the prescaler and inhibit its counting. When PSE="0" the prescaler is set to 1FFh and the counter is inhibited. When PSE="1" the prescaler is enabled to count downwards. As long as PSE="0" both counter and prescaler are not running

0: Counting disabled (reset state)

1: Counting enabled

Bit 1:0 = **PS1:0** *Prescaler Mux. Select.* 

These bits select the division ratio of the prescaler register.

| f <sub>TIMER</sub> divided by | PS1 | PS0 |
|-------------------------------|-----|-----|
| 1                             | 0   | 0   |
| 8                             | 0   | 1   |
| 64                            | 1   | 0   |
| 512                           | 1   | 1   |

# 8-BIT TIMER (Cont'd)

Table 10. 8-Bit Timer Register Map and Reset Values

| Address<br>(Hex.) | Register Label      | 7          | 6     | 5          | 4          | 3          | 2          | 1          | 0          |
|-------------------|---------------------|------------|-------|------------|------------|------------|------------|------------|------------|
| 0031h             | PSCR<br>Reset Value | PSCR8<br>1 | PSCR7 | PSCR6<br>1 | PSCR5<br>1 | PSCR4<br>1 | PSCR3<br>1 | PSCR2<br>1 | PSCR1<br>1 |
| 0032h             | TCR                 | TCR7       | TCR6  | TCR5       | TCR4       | TCR3       | TCR2       | TCR1       | TCR0       |
|                   | Reset Value         | 1          | 1     | 1          | 1          | 1          | 1          | 1          | 1          |
| 0033h             | TSCR                | OEN        | TOUT  | DOUT       | UDF        | ETI        | PSE        | PS1        | PS0        |
|                   | Reset Value         | 0          | 1     | 0          | 1          | 0          | 0          | 0          | 0          |

# 5.4 32 x 4 LCD DRIVER

#### 5.4.1 Introduction

The LCD driver controls up to 32 segments and 4 backplanes for driving up to 32x4 (128) LCD segments.


The LCD input clock can be divided by a selected ratio depending on the required frame frequency.

The parameters to display are stored in a 16-bytes LCD dual port RAM.

The peripheral can be switched off by software to reduce power consumption when not in use.

No external capacitor/resistor network is required as it is integrated on the chip.

Figure 31. LCD Driver Block Diagram




## 5.4.2 Segment and Common signals

Each picture element of the LCD panel is turned on when the differential voltage between the segment signal and the common signal rises above a certain threshold voltage. It is turned off when the voltage is below the threshold voltage.

Common signals determine the select timing within a frame cycle. The common signals have identical waveforms, but different phases. Each common signal has the highest amplitude only in the corresponding phase of a frame cycle. At the other phases, the signal amplitude is lower (2/3 - 1/3). A picture element can only be turned on with high signal amplitude.

The LCD driver has 32x4 bits of display memory. The corresponding address locations are read out automatically in synchronisation with the select timing of  $COM_0$ ,  $COM_1$ ,  $COM_2$  and  $COM_3$ .

Figure 32. Waveforms of LCD Outputs




#### 5.4.3 Reference Voltages

The display voltage levels are supplied by an internal resistor divider network as shown in Figure 47 This LCD driver generates 4 reference voltages from  $V_{SS}$  and  $V_{DD}$  through an internal RC divider network.

In order to increase current during transitions and to reduce consumption in static state, two resistive networks are used. The high resistive divider is permanently switched on during the LCD operation. The low resistive divider is only switched on

for a short period of time when the levels of common and segment lines change. This method combines low source impedance for fast switching of the LCD with high source impedance for low power consumption. When the LCD is disabled (bit LCDEN=0), the internal resitive network is also switched off for minimum power consumption.

Figure 33. LCD Reference Voltage generation



# 5.4.4 Display Example

The example in Figure 48 shows a sequence of two identical frames containing the waveforms displaying a "4" in a seven-segment display.


In each  $T_{\text{FRAME}}$  period, the LCD driver automatically switches on each of the four COM signals for one  $T_{\text{LCD}}$  period. COM0 is on in the first period, COM1 in the second period and so on. To switch them on, the waveform goes above and below the threshold voltages. When the waveform is within the thresholds, the COM is off.

The SEG signals are controlled by software by programming the display memory.

- SEG 0 is off during the first period and on for the remaining three periods.
- SEG 1 is off during T<sub>LCD</sub> periods 1, 2, and 4 and on for T<sub>LCD</sub> period 3.

To program the display memory for this example, software must write 00h in locations 0140h -0143h and 01h in locations 144h through 0147h (refer to Section 5.4.7)


Figure 34. Mux Waveforms Example



42/71

# 5.4.5 Clock generation

Figure 35. LCD Clock Generation Diagram



The frequency divider (FS[2:0]) should be chosen according to the input frequency and the required frame frequency,

A compromise should be found between a sufficient frame frequency display on the LCD for correct visualisation and a low frame frequency for low consumption.

Below are the approximate LCD and frame frequencies resulting from the input frequencies selected using the FS[2:0] bits.

Note: The LCD frequency ( $f_{LCD}$ ) must not exceed 2kHz.

| f <sub>OSC</sub> /2 |  |
|---------------------|--|
| 3.58MHz             |  |

| FS2 | FS1 | FS0 | Ratio | f <sub>LCD</sub> | f <sub>frame</sub> |
|-----|-----|-----|-------|------------------|--------------------|
| 1   | 1   | 1   | 16384 | 213.5Hz          | 53Hz               |
| 1   | 1   | 0   | 8192  | 427Hz            | 109Hz              |
| 1   | 0   | 1   | 4096  | 874Hz            | 218.5Hz            |
| 1   | 0   | 0   | 2048  | 1.748kHz         | 437Hz              |

| f <sub>OSC</sub> /2 |  |
|---------------------|--|
| 4MHz                |  |

| FS2 | FS1 | FS0 | Ratio | f <sub>LCD</sub> | f <sub>frame</sub> |
|-----|-----|-----|-------|------------------|--------------------|
| 1   | 1   | 1   | 16384 | 244Hz            | 61Hz               |
| 1   | 1   | 0   | 8192  | 488Hz            | 122Hz              |
| 1   | 0   | 1   | 4096  | 977Hz            | 244Hz              |
| 1   | 0   | 0   | 2048  | 1.953kHz         | 488Hz              |

| , ,      |
|----------|
| I toec/2 |
|          |
| 0.411    |
| I 2MHz   |
|          |

| FS2 | FS1 | FS0 | Ratio | f <sub>LCD</sub> | f <sub>frame</sub> |
|-----|-----|-----|-------|------------------|--------------------|
| 1   | 1   | 0   | 8192  | 244Hz            | 61Hz               |
| 1   | 0   | 1   | 4096  | 488Hz            | 122Hz              |
| 1   | 0   | 0   | 2048  | 977Hz            | 244Hz              |
| 0   | 1   | 1   | 1024  | 1.953kHz         | 488Hz              |

| 4 /0     |
|----------|
| I IOSC/2 |
|          |
| I 1MHz   |
|          |

| FS2 | FS1 | FS0 | Ratio | f <sub>LCD</sub> | f <sub>frame</sub> |
|-----|-----|-----|-------|------------------|--------------------|
| 1   | 0   | 1   | 4096  | 244Hz            | 61Hz               |
| 1   | 0   | 0   | 2048  | 488Hz            | 122Hz              |
| 0   | 1   | 1   | 1024  | 977Hz            | 244Hz              |
| 0   | 1   | 0   | 512   | 1.953kHz         | 488Hz              |

| f <sub>OSC</sub> /2 |  |
|---------------------|--|
| 500kHz              |  |

| FS2 | FS1 | FS0 | Ratio | $f_{LCD}$ | f <sub>frame</sub> |
|-----|-----|-----|-------|-----------|--------------------|
| 1   | 0   | 0   | 2048  | 048 244Hz |                    |
| 0   | 1   | 1   | 1024  | 488Hz     | 122Hz              |
| 0   | 1   | 0   | 512   | 977Hz     | 244Hz              |
| 0   | 0   | 1   | 256   | 1.953kHz  | 488Hz              |

| f <sub>OSC</sub> /2 |  |
|---------------------|--|
| 225kHz              |  |

| FS2 | FS1 | FS0 | Ratio | f <sub>LCD</sub> | f <sub>frame</sub> |
|-----|-----|-----|-------|------------------|--------------------|
| 0   | 1   | 1   | 1024  | 244Hz            | 61Hz               |
| 0   | 1   | 0   | 512   | 488Hz            | 122Hz              |
| 0   | 0   | 1   | 256   | 977Hz            | 244Hz              |
| 0   | 0   | 0   | 128   | 1.953kHz         | 488Hz              |

57

## 5.4.6 Register Description

# **CONTROL REGISTER (CR)**

Read/Write

Reset Value: 0000 0000 (00h)

| 7 | 6 | 5 | 4 | 3   | 2   | 1   | 0    |
|---|---|---|---|-----|-----|-----|------|
| - | - | - | - | FS2 | FS1 | FS0 | LCDE |

Bit 7:4 = **Reserved**, *Must always be cleared* 

Bit 3:1 = **FS2:0** Frame Frequency selection These bits allow to select the LCD frame frequency. It controls the ratio between the input clock ( $f_{OSC}/2$ ) and the LCD output clock ( $f_{LCD}$ ). These bits are set and cleared by software.

| Ration Divider | FS2 | FS1 | FS0 |
|----------------|-----|-----|-----|
| 1/16384        | 1   | 1   | 1   |
| 1/8192         | 1   | 1   | 0   |
| 1/4096         | 1   | 0   | 1   |
| 1/2048         | 1   | 0   | 0   |
| 1/1024         | 0   | 1   | 1   |
| 1/512          | 0   | 1   | 0   |
| 1/256          | 0   | 0   | 1   |
| 1/128          | 0   | 0   | 0   |

# Bit 0 = **LCDE** *LCD* enable

This bit is set and cleared by software.

0: LCD disabled 1: LCD enabled

While the LCD is disabled (LCDE bit cleared), all Segment and Common pins are high impedance.

# 5.4.7 LCD RAM Description

The 16-byte LCD RAM is located in memory from address 0140h to address 014Fh. Each bit of the LCD RAM is mapped to one picture element of the LCD panel. If a bit is set, the corresponding picture element is switched on, otherwise it is switched off

After reset, the LCD RAM is not initialized and its content is indeterminate.

|          | Addr. | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|----------|-------|-----|-----|-----|-----|-----|-----|-----|-----|
|          | 0140h | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |
| <b>S</b> | 0141h | S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  |
| COMO     | 0142h | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|          | 0143h | S31 | S30 | S29 | S28 | S27 | S26 | S25 | S24 |
|          | 0144h | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |
| Σ        | 0145h | S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  |
| COM1     | 0146h | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|          | 0147h | S31 | S30 | S29 | S28 | S27 | S26 | S25 | S24 |
|          | 0148h | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |
| COM2     | 0149h | S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  |
| ၂႘       | 014Ah | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
|          | 014Bh | S31 | S30 | S29 | S28 | S27 | S26 | S25 | S24 |
|          | 014Ch | S7  | S6  | S5  | S4  | S3  | S2  | S1  | S0  |
| COM3     | 014Dh | S15 | S14 | S13 | S12 | S11 | S10 | S9  | S8  |
| ၂႘       | 014Eh | S23 | S22 | S21 | S20 | S19 | S18 | S17 | S16 |
| Ĺ        | 014Fh | S31 | S30 | S29 | S28 | S27 | S26 | S25 | S24 |

Table 11. LCD Driver Register Map and Reset Values

| Address<br>(Hex.)    | Register Label       | 7                  | 6                  | 5                  | 4                  | 3                  | 2                  | 1                  | 0                  |
|----------------------|----------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| 0024h                | LCDCR<br>Reset Value | 0                  | 0                  | 0                  | 0                  | FS2<br>0           | FS1<br>0           | FS0<br>0           | LCDE<br>0          |
| 0140h<br>to<br>014Fh | LCDRAM Reset Value   | Seg X<br>COMi<br>X |

# 5.5 SMARTCARD SUPPLY SUPERVISOR (SSS)

#### 5.5.1 Introduction

The Smartcard Supply Supervisor (SSS) allows the  $V_{SC\_PWR}$  Smartcard supply to be switched on and off by software and protects the smartcard from overload.

In addition, the SSS supplies power to the I/O lines used to interface the smartcard. This means that no external components are needed for adapting the interface to the levels required for interfacing the smartcard, except a capacitor on the SC\_PWR output.

#### 5.5.2 Main Features

- Software power-on/off control
- Hardware cut-off in case of output current overload
- Grounded output level when turned-off
- Low consumption mode


#### 5.5.3 General description

The SSS generates the Smartcard SC\_PWR supply from the MCU  $V_{DD}$  supply. When disabled, the regulator ties the output SC\_PWR line to ground, and is placed in low power mode. At the same time, the interface I/O lines are also tied to ground

In case of current overload on the output SC\_PWR, the output level drops due to internal impedance of the regulator. The associated Current Overload detector switches-off the SC\_PWR supply and sets a flag into the Status/Control Register.

Figure 50 shows the Smartcard Supply Supervisor (SSS) block diagram.

Figure 36. Smartcard Supply Supervisor (SSS) Block Diagram



# SMARTCARD SUPPLY SUPERVISOR (Cont'd)

## 5.5.4 Functional Description

The core of the SSS is the internal reference voltage generator that is used for the output voltage level regulation and for the Current Overload detection.

Output regulation is achieved from the MCU VDD with a follower transistor used as output stage, associated to a feedback regulation.

Software control through the Status/Control register allows software to:

- Turn-on / turn-off the SSS
- Enable the overload detector
- Enable interrupt in case of overload

#### **Smartcard Power Supply**

When disabled, the whole SSS is stopped in order to achieve minimum consumption. The SC\_PWR line is tied to ground, and the I/O lines supplied by SC\_PWR, are also tied to ground.


When the SSS module is enabled, the SC\_PWR line provides a regulated voltage to the smartcard, and the I/O lines have a logic "1" level identical to the smartcard supply ensuring a safe interface.

#### **Current Overload protection**

When a current overload occurs on the SC\_PWR supply output, SC\_PWR level drop is detected by the Current Overload detector when enabled. As a consequence, the SSS is turned-off with the SC\_PWR line tied to ground and the SSSEN bit is cleared. On top of that, the OVLD flag is set into the Status/Control Register and an interrupt request can be initiated.

**Note:** The Current Overload detector must be enabled by setting OVLDEN bit only after setting the SSSEN bit.

Figure 37. Current Overload Detection




# Switching SC\_PWR from 3V to 5V output and vice versa

The usual (and safe) procedure is to test the card at 3V before selecting 5V output.

The application should avoid making a direct transition from 5V to 3V as a delay is required before the 3V level is reached (the delay depends on the external capacitor and card type).

For a controlled transition from 5V to 3V it is recommended to clear the SSSEN bit to tie the SC\_PWR to ground before enabling 3V output. See Figure 52.

Figure 38. Recommended transitions when switching the voltage regulator (SSSR bit).



# SMARTCARD SUPPLY SUPERVISOR (Cont'd) 5.5.5 Register Description

# CONTROL/STATUS REGISTER (SSSCR)

Read/Write

Reset Value: 0000 0000 (00h)

| 7 | 6    | 5            | 4          | 3           | 2           | 1    | 0          |
|---|------|--------------|------------|-------------|-------------|------|------------|
| 0 | CKOD | CK_A<br>FOEN | OV-<br>LDF | OV-<br>LDIE | OV-<br>LDEN | SSSR | SS-<br>SEN |

Bit 7 =Reserved, forced by hardware to 0.

#### Bit 6 = **CKOD** Clock output division

This bit is set and cleared by software. It selects the frequency division factor of the SC\_CK output clock.

0: SC\_CK clock output frequency =  $f_{osc}$  /2.

1: SC\_CK clock output frequency =  $f_{osc}^{osc}/4$ .

# Bit 5 = **CK\_AFOEN** Clock AF output enable This bit is set and cleared by software.

0: The SC\_CK alternate function is disabled. The I/O port is free for general purpose I/O.

1: The SC\_CK alternate function is enabled. The clock is output on the I/O port.

#### Bit 4 = **OVLDF** Overload flag

This bit is set by hardware when the SC\_PWR output voltage drops due to current overload. It is set when a falling edge is detected on SC\_PWR and

when SC\_PWR is under the Overload Voltage Level. This bit can only be cleared by software.

0: No Current Overload

1: Current Overload

# Bit 3 = **OVLDIE** *Overload interrupt enable* This bit is set and cleared by software.

0: OVLD interrupt disabled.

1: OVLD interrupt enabled.

# Bit 2= OVLDEN Current overload detector enable

This bit is set and cleared by software. This bit must be set only when SSSEN =1.

0: Current Overload Detection disabled.

1: Current Overload Detection enabled.

# Bit 1 = **SSSR** Smartcard supply regulation

This bit is set and cleared by software. Refer to Figure 52 for recommended transitions.

0: The regulation voltage output is 3V.

1: The regulation voltage output is 5V.

# Bit 0 = **SSSEN** SSS module enable

This bit can only be set by software. It can be cleared by software. It is cleared by hardware when OVLDF=1 (current overload condition).

0: SSS is disabled.

1: SSS is enabled.

# SMARTCARD SUPPLY SUPERVISOR (Cont'd)

# Table 12. SSSCR Register Map and Reset Values

| Address<br>(Hex.) | Register<br>Name     | 7 | 6        | 5             | 4          | 3           | 2           | 1         | 0          |
|-------------------|----------------------|---|----------|---------------|------------|-------------|-------------|-----------|------------|
| 0025h             | SSSCR<br>Reset Value | 0 | CKD<br>0 | CK_AFOEN<br>0 | OVLDF<br>0 | OVLDIE<br>0 | OVLDEN<br>0 | SSSR<br>0 | SSSEN<br>0 |

# **6 INSTRUCTION SET**

# **6.1 ST7 ADDRESSING MODES**

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

| Addressing Mode | Example         |
|-----------------|-----------------|
| Inherent        | nop             |
| Immediate       | ld A,#\$55      |
| Direct          | ld A,\$55       |
| Indexed         | ld A,(\$55,X)   |
| Indirect        | ld A,([\$55],X) |
| Relative        | jrne loop       |
| Bit operation   | bset byte,#5    |

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do

so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h -00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

**Table 13. ST7 Addressing Mode Overview** 

|           | Mode     |          | Syntax              | Destination/<br>Source      | Pointer<br>Address<br>(Hex.) | Pointer<br>Size<br>(Hex.) | Length<br>(Bytes)                              |
|-----------|----------|----------|---------------------|-----------------------------|------------------------------|---------------------------|--|
| Inherent  |          |          | nop                 |                             |                              |                           | + 0  |
| Immediate |          |          | ld A,#\$55          |                             |                              |                           | + 1  |
| Short     | Direct   |          | ld A,\$10           | 00FF                        |                              |                           | + 1  |
| Long      | Direct   |          | ld A,\$1000         | 0000FFFF                    |                              |                           | + 2  |
| No Offset | Direct   | Indexed  | ld A,(X)            | 00FF                        |                              |                           | + 0 (with X register)<br>+ 1 (with Y register) |
| Short     | Direct   | Indexed  | ld A,(\$10,X)       | 001FE                       |                              |                           | + 1  |
| Long      | Direct   | Indexed  | ld A,(\$1000,X)     | 0000FFFF                    |                              |                           | + 2  |
| Short     | Indirect |          | ld A,[\$10]         | 00FF                        | 00FF                         | byte                      | + 2  |
| Long      | Indirect |          | ld A,[\$10.w]       | 0000FFFF                    | 00FF                         | word                      | + 2  |
| Short     | Indirect | Indexed  | ld A,([\$10],X)     | 001FE                       | 00FF                         | byte                      | + 2  |
| Long      | Indirect | Indexed  | ld A,([\$10.w],X)   | 0000FFFF                    | 00FF                         | word                      | + 2  |
| Relative  | Direct   |          | jrne loop           | PC-128/PC+127 <sup>1)</sup> |                              |                           | + 1  |
| Relative  | Indirect |          | jrne [\$10]         | PC-128/PC+127 <sup>1)</sup> | 00FF                         | byte                      | + 2  |
| Bit       | Direct   |          | bset \$10,#7        | 00FF                        |                              |                           | + 1  |
| Bit       | Indirect |          | bset [\$10],#7      | 00FF                        | 00FF                         | byte                      | + 2  |
| Bit       | Direct   | Relative | btjt \$10,#7,skip   | 00FF                        |                              |                           | + 2  |
| Bit       | Indirect | Relative | btjt [\$10],#7,skip | 00FF                        | 00FF                         | byte                      | + 3  |

Note 1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

577

# ST7 ADDRESSING MODES (Cont'd)

#### 6.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

| Inherent Instruction       | Function                            |
|----------------------------|-------------------------------------|
| NOP                        | No operation                        |
| TRAP                       | S/W Interrupt                       |
| WFI                        | Wait For Interrupt (Low Power Mode) |
| HALT                       | Halt Oscillator (Lowest Power Mode) |
| RET                        | Sub-routine Return                  |
| IRET                       | Interrupt Sub-routine Return        |
| SIM                        | Set Interrupt Mask                  |
| RIM                        | Reset Interrupt Mask                |
| SCF                        | Set Carry Flag                      |
| RCF                        | Reset Carry Flag                    |
| RSP                        | Reset Stack Pointer                 |
| LD                         | Load                                |
| CLR                        | Clear                               |
| PUSH/POP                   | Push/Pop to/from the stack          |
| INC/DEC                    | Increment/Decrement                 |
| TNZ                        | Test Negative or Zero               |
| CPL, NEG                   | 1 or 2 Complement                   |
| MUL                        | Byte Multiplication                 |
| SLL, SRL, SRA, RLC,<br>RRC | Shift and Rotate Operations         |
| SWAP                       | Swap Nibbles                        |

#### 6.1.2 Immediate

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

| Immediate Instruction | Function              |
|-----------------------|-----------------------|
| LD                    | Load                  |
| СР                    | Compare               |
| ВСР                   | Bit Compare           |
| AND, OR, XOR          | Logical Operations    |
| ADC, ADD, SUB, SBC    | Arithmetic Operations |

#### 6.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two submodes:

#### Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

# **Direct (long)**

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

# 6.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

#### Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

#### Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

#### 6.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

#### Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

# ST7 ADDRESSING MODES (Cont'd)

#### 6.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

#### **Indirect Indexed (Short)**

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

# **Indirect Indexed (Long)**

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 14. Instructions Supporting Direct, Indexed, Indirect and Indirect Indexed Addressing Modes

| Long and Short<br>Instructions | Function                                   |
|--------------------------------|--|
| LD                             | Load                                       |
| СР                             | Compare                                    |
| AND, OR, XOR                   | Logical Operations                         |
| ADC, ADD, SUB, SBC             | Arithmetic Addition/subtraction operations |
| BCP                            | Bit Compare                                |

| Short Instructions Only    | Functio n                    |
|----------------------------|------------------------------|
| CLR                        | Clear                        |
| INC, DEC                   | Increment/Decrement          |
| TNZ                        | Test Negative or Zero        |
| CPL, NEG                   | 1 or 2 Complement            |
| BSET, BRES                 | Bit Operations               |
| BTJT, BTJF                 | Bit Test and Jump Operations |
| SLL, SRL, SRA, RLC,<br>RRC | Shift and Rotate Operations  |
| SWAP                       | Swap Nibbles                 |
| CALL, JP                   | Call or Jump subroutine      |

#### 6.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value, by adding an 8-bit signed offset to it.

| Available Relative Direct/<br>Indirect Instructions | Function         |
|---|------------------|
| JRxx  | Conditional Jump |
| CALLR   | Call Relative    |

The relative addressing mode consists of two submodes:

# Relative (Direct)

The offset follows the opcode.

#### Relative (Indirect)

The offset is defined in memory, of which the address follows the opcode.

# **6.2 INSTRUCTION GROUPS**

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may

be subdivided into 13 main groups as illustrated in the following table:

| Load and Transfer                | LD   | CLR  |      |      |      |       |     |     |
|----------------------------------|------|------|------|------|------|-------|-----|-----|
| Stack operation                  | PUSH | POP  | RSP  |      |      |       |     |     |
| Increment/Decrement              | INC  | DEC  |      |      |      |       |     |     |
| Compare and Tests                | СР   | TNZ  | ВСР  |      |      |       |     |     |
| Logical operations               | AND  | OR   | XOR  | CPL  | NEG  |       |     |     |
| Bit Operation                    | BSET | BRES |      |      |      |       |     |     |
| Conditional Bit Test and Branch  | BTJT | BTJF |      |      |      |       |     |     |
| Arithmetic operations            | ADC  | ADD  | SUB  | SBC  | MUL  |       |     |     |
| Shift and Rotates                | SLL  | SRL  | SRA  | RLC  | RRC  | SWAP  | SLA |     |
| Unconditional Jump or Call       | JRA  | JRT  | JRF  | JP   | CALL | CALLR | NOP | RET |
| Conditional Branch               | JRxx |      |      |      |      |       |     |     |
| Interruption management          | TRAP | WFI  | HALT | IRET |      |       |     |     |
| Code Condition Flag modification | SIM  | RIM  | SCF  | RCF  |      |       |     |     |

# Using a pre-byte

The instructions are described with one to four bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2 End of previous instruction

PC-1 Prebyte PC opcode

PC+1 Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by a Y one.

# **INSTRUCTION GROUPS** (Cont'd)

| Mnemo | Description                | Function/Example    | Dst    | Src | Н | T | N | Z | С |
|-------|----------------------------|---------------------|--------|-----|---|---|---|---|---|
| ADC   | Add with Carry             | A = A + M + C       | А      | М   | Н |   | N | Z | С |
| ADD   | Addition                   | A = A + M           | А      | М   | Н |   | N | Z | С |
| AND   | Logical And                | A = A . M           | А      | М   |   |   | N | Z |   |
| ВСР   | Bit compare A, Memory      | tst (A . M)         | А      | М   |   |   | N | Z |   |
| BRES  | Bit Reset                  | bres Byte, #3       | М      |     |   |   |   |   |   |
| BSET  | Bit Set                    | bset Byte, #3       | М      |     |   |   |   |   |   |
| BTJF  | Jump if bit is false (0)   | btjf Byte, #3, Jmp1 | М      |     |   |   |   |   | С |
| BTJT  | Jump if bit is true (1)    | btjt Byte, #3, Jmp1 | М      |     |   |   |   |   | С |
| CALL  | Call subroutine            |                     |        |     |   |   |   |   |   |
| CALLR | Call subroutine relative   |                     |        |     |   |   |   |   |   |
| CLR   | Clear                      |                     | reg, M |     |   |   | 0 | 1 |   |
| СР    | Arithmetic Compare         | tst(Reg - M)        | reg    | М   |   |   | N | Z | С |
| CPL   | One Complement             | A = FFH-A           | reg, M |     |   |   | N | Z | 1 |
| DEC   | Decrement                  | dec Y               | reg, M |     |   |   | N | Z |   |
| HALT  | Halt                       |                     |        |     |   | 0 |   |   |   |
| IRET  | Interrupt routine return   | Pop CC, A, X, PC    |        |     | Н | Т | N | Z | С |
| INC   | Increment                  | inc X               | reg, M |     |   |   | N | Z |   |
| JP    | Absolute Jump              | jp [TBL.w]          |        |     |   |   |   |   |   |
| JRA   | Jump relative always       |                     |        |     |   |   |   |   |   |
| JRT   | Jump relative              |                     |        |     |   |   |   |   |   |
| JRF   | Never jump                 | jrf *               |        |     |   |   |   |   |   |
| JRIH  | Jump if ext. interrupt = 1 |                     |        |     |   |   |   |   |   |
| JRIL  | Jump if ext. interrupt = 0 |                     |        |     |   |   |   |   |   |
| JRH   | Jump if H = 1              | H = 1?              |        |     |   |   |   |   |   |
| JRNH  | Jump if H = 0              | H = 0 ?             |        |     |   |   |   |   |   |
| JRM   | Jump if I = 1              | I = 1 ?             |        |     |   |   |   |   |   |
| JRNM  | Jump if I = 0              | I = 0 ?             |        |     |   |   |   |   |   |
| JRMI  | Jump if N = 1 (minus)      | N = 1 ?             |        |     |   |   |   |   |   |
| JRPL  | Jump if N = 0 (plus)       | N = 0 ?             |        |     |   |   |   |   |   |
| JREQ  | Jump if Z = 1 (equal)      | Z = 1 ?             |        |     |   |   |   |   |   |
| JRNE  | Jump if Z = 0 (not equal)  | Z = 0 ?             |        |     |   |   |   |   |   |
| JRC   | Jump if C = 1              | C = 1?              |        |     |   |   |   |   |   |
| JRNC  | Jump if C = 0              | C = 0 ?             |        |     |   |   |   |   |   |
| JRULT | Jump if C = 1              | Unsigned <          |        |     |   |   |   |   |   |
| JRUGE | Jump if C = 0              | Jmp if unsigned >=  |        |     |   |   |   |   |   |
| JRUGT | Jump if $(C + Z = 0)$      | Unsigned >          |        |     |   |   |   |   |   |

54/71

# **INSTRUCTION GROUPS** (Cont'd)

| Mnemo | Description            | Function/Example    | Dst     | Src     | Н | I | N | Z | С |
|-------|------------------------|---------------------|---------|---------|---|---|---|---|---|
| JRULE | Jump if $(C + Z = 1)$  | Unsigned <=         |         |         |   |   |   |   |   |
| LD    | Load                   | dst <= src          | reg, M  | M, reg  |   |   | N | Z |   |
| MUL   | Multiply               | X,A = X * A         | A, X, Y | X, Y, A | 0 |   |   |   | 0 |
| NEG   | Negate (2's compl)     | neg \$10            | reg, M  |         |   |   | N | Z | С |
| NOP   | No Operation           |                     |         |         |   |   |   |   |   |
| OR    | OR operation           | A = A + M           | А       | М       |   |   | N | Z |   |
| POP   | Pop from the Stack     | pop reg             | reg     | М       |   |   |   |   |   |
|       |                        | pop CC              | СС      | М       | Н | I | N | Z | С |
| PUSH  | Push onto the Stack    | push Y              | М       | reg, CC |   |   |   |   |   |
| RCF   | Reset carry flag       | C = 0               |         |         |   |   |   |   | 0 |
| RET   | Subroutine Return      |                     |         |         |   |   |   |   |   |
| RIM   | Enable Interrupts      | I = 0               |         |         |   | 0 |   |   |   |
| RLC   | Rotate left true C     | C <= Dst <= C       | reg, M  |         |   |   | N | Z | С |
| RRC   | Rotate right true C    | C => Dst => C       | reg, M  |         |   |   | N | Z | С |
| RSP   | Reset Stack Pointer    | S = Max allowed     |         |         |   |   |   |   |   |
| SBC   | Subtract with Carry    | A = A - M - C       | А       | М       |   |   | N | Z | С |
| SCF   | Set carry flag         | C = 1               |         |         |   |   |   |   | 1 |
| SIM   | Disable Interrupts     | I = 1               |         |         |   | 1 |   |   |   |
| SLA   | Shift left Arithmetic  | C <= Dst <= 0       | reg, M  |         |   |   | N | Z | С |
| SLL   | Shift left Logic       | C <= Dst <= 0       | reg, M  |         |   |   | N | Z | С |
| SRL   | Shift right Logic      | 0 => Dst => C       | reg, M  |         |   |   | 0 | Z | С |
| SRA   | Shift right Arithmetic | Dst7 => Dst => C    | reg, M  |         |   |   | N | Z | С |
| SUB   | Subtraction            | A = A - M           | А       | М       |   |   | N | Z | С |
| SWAP  | SWAP nibbles           | Dst[74] <=> Dst[30] | reg, M  |         |   |   | N | Z |   |
| TNZ   | Test for Neg & Zero    | tnz lbl1            |         |         |   |   | N | Z |   |
| TRAP  | S/W trap               | S/W interrupt       |         |         |   | 1 |   |   |   |
| WFI   | Wait for Interrupt     |                     |         |         |   | 0 |   |   |   |
| XOR   | Exclusive OR           | A = A XOR M         | А       | М       |   |   | N | Z |   |



# 7 ELECTRICAL CHARACTERISTICS

#### 7.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices for protecting the inputs against damage due to high static voltages, however it is advisable to take normal precautions to avoid appying any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that  $V_l$  and  $V_O$  be higher than  $V_{SS}$  and lower than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level (V<sub>DD</sub> or  $V_{SS}$ ).

Power Considerations. The average chip-junction temperature,  $T_{\text{J}}$ , in Celsius can be obtained from:

 $T_J =$ TA + PD x RthJA Where:  $T_A =$ Ambient Temperature.

RthJA = Package thermal resistance

(junction-to ambient).

 $P_D = P_{INT} + P_{PORT}.$   $P_{INT} = I_{DD} \times V_{DD}$  (chip internal power).  $P_{PORT} = P_{ORT}$ 

determined by the user)

| Symbol                            | Ratings                                       | Value                            | Unit   |
|-----------------------------------|---|----------------------------------|--------|
| V <sub>DD</sub> - V <sub>SS</sub> | Supply voltage                                | 7.0                              | V      |
| V <sub>IN</sub>                   | Input voltage                                 | $V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 | V      |
| V <sub>OUT</sub>                  | Output voltage                                | $V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 | V      |
| ESD                               | ESD susceptibility                            | 3500                             | V      |
| $I_{VDD_i}$                       | Total current into V <sub>DD_i</sub> (source) | 150                              | mA     |
| I <sub>VSS_i</sub>                | Total current out of V <sub>SS_i</sub> (sink) | 150                              | ] '''^ |

Note: Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**General Warning:** Direct connection to  $V_{DD}$  or  $V_{SS}$  of the  $\overline{RESET}$  and I/O pins could damage the device in case of program counter corruption (due to unwanted change of the I/O configuration). To guarantee safe conditions, this connection has to be done through a typical 10K $\Omega$  pull-up or pull-down resistor.


## Thermal Characteristics

| Symbol            | Ratings                    |                  | Value       | Unit |
|-------------------|----------------------------|------------------|-------------|------|
| R <sub>thJA</sub> | Package thermal resistance | TQFP64<br>EQFP64 | 60<br>N/A   | °C/W |
| $T_{Jmax}$        | Max. junction temperature  |                  | 150         | °C   |
| T <sub>STG</sub>  | Storage temperature range  |                  | -65 to +150 | °C   |
| PD                | Power dissipation          |                  | 500         | mW   |

# 7.2 RECOMMENDED OPERATING CONDITIONS

| GENERAL            |                               |               |     |     |     |         |
|--------------------|-------------------------------|---------------|-----|-----|-----|---------|
| Symbol             | Parameter                     | Conditions    | Min | Тур | Max | Unit    |
| V <sub>DD</sub>    | Supply voltage                | see Figure 39 | 4.0 |     | 6.6 | V       |
| f <sub>RCINT</sub> | Internal oscillator frequency |               |     | )   | MHz |         |
| fosc               | External clock source         |               | >0  |     | 8   | IVII IZ |
| T <sub>A</sub>     | Ambient temperature range     |               | 0   |     | 70  | °C      |

Figure 39. Maximum Operating Frequency ( $f_{OSC}$ ) Versus Supply Voltage ( $V_{DD}$ ) (Operating conditions  $T_A = 0$  to +70°C unless otherwise specified)



# **RECOMMENDED OPERATING CONDITIONS (Cont'd)**

(Operating conditions  $T_A = 0$  to  $+70^{\circ}$ C unless otherwise specified)

| CURRENT INJECTION ON I/O PORT AND CONTROL PINS |  |  |     |     |            |      |  |
|--|--|--|-----|-----|------------|------|--|
| Symbol   | Parameter                                      | Conditions   | Min | Тур | Max        | Unit |  |
| I <sub>INJ+</sub>                              | Total positive injected current <sup>(1)</sup> | VEXTERNAL > VDD<br>(Standard I/Os)<br>VEXTERNAL > VSC_PWR<br>(Smart card I/Os) |     |     | 5*         | mA   |  |
| I <sub>INJ-</sub>                              | Total negative injected current <sup>(2)</sup> | V <sub>EXTERNAL</sub> < V <sub>SS</sub><br>Digital pins<br>Analog pins         |     |     | 1.6<br>0.8 | mA   |  |

Note 1: Positive injection

The I<sub>INJ+</sub> is done through protection diodes insulated from the substrate of the die.

Note 2: For SC I/Os, VSC\_PWR has to be considered.

Note 3: Negative injection

- The I<sub>INJ</sub> is done through protection diodes NOT INSULATED from the substrate of the die. The draw-back is a small leakage (few μA) induced inside the die when a negative injection is performed. This leakage is tolerated by the digital structure, but it acts on the analog line according to the impedance versus a leakage current of few μA (if the MCU has an AD converter). The effect depends on the pin which is submitted to the injection. Of course, external digital signals applied to the component must have a maximum impedance close to 50KΩ.

Location of the negative current injection:

 Pure digital pins can tolerate 1.6mA. In addition, the best choice is to inject the current as far as possible from the analog input pins.

General Note: When several inputs are submitted to a current injection, the maximum I<sub>INJ</sub> is the sum of the positive (resp. negative) currents (instantaneous values).

# RECOMMENDED OPERATING CONDITIONS (Cont'd)

 $(T_A=0 \text{ to } +70^{\circ}\text{C}, V_{DD}-V_{SS}=6\text{V} \text{ unless otherwise specified})$ 

| Symbol          | Parameter   | Conditions               | Min | Тур. | Max | Unit |
|-----------------|---|--------------------------|-----|------|-----|------|
|                 | Supply current in RUN mode 1)                           |                          |     | 3    | 6   | mA   |
|                 | Supply current in SLOW mode 1)                          | f <sub>OSC</sub> = 8 MHz |     | 0.4  |     | mA   |
| I <sub>DD</sub> | Supply current in WAIT mode 2)                          | 10SC = 0 IVII 12         |     | 0.6  |     | mA   |
|                 | Supply current in SLOW WAIT mode 3)                     |                          |     | 0.3  |     | mA   |
|                 | Supply current in HALT mode, LVD enabled. 4)            | I <sub>LOAD</sub> = 0mA  |     | 300  |     | μА   |
|                 | Supply current in HALT mode LVD disabled. <sup>4)</sup> |                          |     | 0    |     | μΑ   |

#### Notes:

- 1. CPU running with memory access, all I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$ ; clock input (OSC1) driven by external square wave, LVD enabled.
- All I/O pins in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub>; clock input (OSC1) driven by external square wave, LVD enabled.
- 3. WAIT Mode with SLOW Mode selected, LVD enabled. Based on characterisation results, not tested.
- 4. All I/O pins in input mode with a static value at  $V_{DD}$  or  $V_{SS}$ , I/O PORT CHARACTERISTICS

 $T = 0... + 70^{\circ}$ C, voltages are referred to  $V_{SS}$  unless otherwise specified:

| I/O PORT           | PINS   |  |                      |           |              |                  |
|--------------------|--|--|----------------------|-----------|--------------|------------------|
| Symbol             | Parameter  | Conditions                             | Min                  | Тур       | Max          | Unit             |
| V <sub>IL</sub>    | Input low level voltage  |  |                      |           | $0.3xV_{DD}$ | V                |
| V <sub>IH</sub>    | Input high level voltage                                       |  | 0.7xV <sub>DD</sub>  |           |              | V                |
| V <sub>HYS</sub>   | Schmidt trigger voltage hysteresis *                           |  |                      | 400       |              | mV               |
| V <sub>OL</sub>    | Output low level voltage                                       | I=-5mA                                 |                      |           | 1.3          |                  |
| V OL               | for Standard I/O port pins                                     | I=-2mA                                 |                      |           | 0.4          | V                |
| \/                 | Output high level voltage                                      | I=5mA                                  | V <sub>DD</sub> -1.3 |           |              | v                |
| V <sub>OH</sub>    | Output high level voltage                                      | I=2mA                                  | V <sub>DD</sub> -0.4 |           |              |                  |
| ΙL                 | Input leakage current  | $V_{SS} < V_{PIN} < V_{DD}$            |                      |           | 1            | μΑ               |
| I <sub>SV</sub>    | Static current consumption                                     | Floating input mode                    |                      |           | 200          | μΑ               |
| R <sub>PU</sub>    | Pull-up equivalent resistor                                    | $V_{IN} > V_{IH}$<br>$V_{IN} < V_{IL}$ | 20<br>60             | 40<br>120 | 80<br>240    | ΚΩ               |
| R <sub>PD</sub>    | Pull-down equivalent resistor (PB6)                            | $V_{IN} > V_{IH}$<br>$V_{IN} < V_{IL}$ | 20<br>60             | 40<br>120 | 80<br>240    | ΚΩ               |
| t                  | Output high to low level fall time for Standard I/O port pins  | C <sub>l</sub> =50pF                   | 14.8                 | 25        | 45.6         |                  |
| <sup>t</sup> OHL   | Output high to low level fall time for high sink I/O port pins |  | TBD                  | TBD       | TBD          | ns               |
| t <sub>OLH</sub>   | Output L-H rise time   | C <sub>I</sub> =50pF                   | 14.4                 | 25        | 45.9         |                  |
| t <sub>ITEXT</sub> | External interrupt pulse time                                  |  | 1                    |           |              | t <sub>CPU</sub> |

<sup>\*</sup> Note: Hysteresis voltage between Schmitt trigger switching levels. Based on characterisation results, not tested.

# 7.3 SUPPLY, RESET AND CLOCK CHARACTERISTICS

(T = 0 to +70  $^{\rm o}$ C, V<sub>DD</sub> - V<sub>SS</sub> = 6 V unless otherwise specified.

| LOW VOLTAGE DETECTOR AND SUPERVISOR (LVDS) |  |            |     |      |     |      |  |
|--|--|------------|-----|------|-----|------|--|
| Symbol                                     | Parameter  | Conditions | Min | Тур  | Max | Unit |  |
| V <sub>IT+</sub>                           | Reset release threshold (V <sub>DD</sub> rising)     |            |     | 3.7  |     | V    |  |
| V <sub>IT-</sub>                           | Reset generation threshold (V <sub>DD</sub> falling) |            |     | 3.2  |     | V    |  |
| V <sub>hys</sub>                           | Hysteresis V <sub>IT+</sub> - V <sub>IT-</sub>       |            |     | 500* |     | mV   |  |

Note \*: the  $V_{\mbox{\scriptsize hys}}$  hysteresis is constant.

| RESET SEQUENCE MANAGER (RSM) |                               |  |          |           |           |      |
|------------------------------|-------------------------------|--|----------|-----------|-----------|------|
| Symbol                       | Parameter                     | Conditions                             | Min      | Тур       | Max       | Unit |
| R <sub>ON</sub>              | Reset weak pull-up resistance | $V_{IN} > V_{IH}$<br>$V_{IN} < V_{IL}$ | 20<br>60 | 40<br>120 | 80<br>240 | kΩ   |
| t <sub>PULSE</sub>           | External RESET pin Pulse time |  | 20       |           |           | μs   |

# 7.4 TIMING CHARACTERISTICS

(Operating conditions  $T_A = 0$  to  $+70^{\circ}$ C unless otherwise specified)

| Symbol            | Parameter               | Conditions                                 | Min | Тур | Max | Unit             |
|-------------------|-------------------------|--|-----|-----|-----|------------------|
| t <sub>INST</sub> | Instruction time        |  | 2   |     | 12  | t <sub>CPU</sub> |
| t <sub>IRT</sub>  | Interrupt reaction time | $t_{\rm IRT} = \Delta t_{\rm INST} + 10^*$ | 10  |     | 22  | t <sub>CPU</sub> |

 $<sup>^{\</sup>star}$   $\Delta t_{\text{INST}}$  is the number of  $t_{\text{CPU}}$  to finish the current instruction execution.

577

# 7.5 MEMORY CHARACTERISTICS

Subject to general operating conditions for  $V_{DD}$ ,  $f_{OSC}$ , and  $T_A$  unless otherwise specified.

# 7.5.1 RAM and Hardware Registers

| Symbol   | Parameter              | Conditions           | Min | Тур | Max | Unit |
|----------|------------------------|----------------------|-----|-----|-----|------|
| $V_{RM}$ | Data retention mode 1) | HALT mode (or RESET) | 1.6 |     |     | V    |

# 7.5.2 FLASH Program Memory

| Symbol            | Parameter                                     | Conditions                          | Min | Тур | Max | Unit   |
|-------------------|---|-------------------------------------|-----|-----|-----|--------|
| +                 | Programming time for 1~16 bytes <sup>2)</sup> | T <sub>A</sub> =+25°C               |     | 8   | 25  | ms     |
| <sup>L</sup> prog | Programming time for 4 KBytes                 | T <sub>A</sub> =+25°C               |     | 2.1 | 6.4 | sec    |
| t <sub>ret</sub>  | Data retention <sup>4)</sup>                  | T <sub>A</sub> =+55°C <sup>3)</sup> | 20  |     |     | years  |
| N <sub>RW</sub>   | Write erase cycles 4)                         | T <sub>A</sub> =+25°C               | 100 |     |     | cycles |

#### Notes:

- 1. Minimum  $V_{DD}$  supply voltage without losing data stored in RAM (in in HALT mode or under RESET) or in hardware registers (only in HALT mode). Guaranteed by construction, not tested in production.
- 2. Up to 16 bytes can be programmed at a time for a 4kBytes FLASH block
- 3. The data retention time increases when the  $T_{\mbox{\scriptsize A}}$  decreases.
- 4. Data based on reliability test results and monitored in production.

# 7.6 LCD ELECTRICAL CHARACTERISTICS

# Absolute Maximum Ratings (Voltage Referenced to V<sub>ss</sub>)

**Note:** Electrical simulations on design database and product characterization will be done over [0 to +70°C] temperature range.

| Symbol                                    | Ratings   | Value | Unit |
|---|---|-------|------|
| V <sub>LCD</sub>                          | Max. Display Voltage<br>Note: V <sub>LCD</sub> =V <sub>DD</sub> | 6.6   | V    |
| I <sub>VDDP_i</sub> - I <sub>VSSP_i</sub> | Total current into V <sub>DDP_i</sub> /V <sub>SSP_i</sub>       | 80/80 | mA   |

# $(T = 0... + 70^{\circ}C, V_{DD} - V_{SS} = 6 \text{ V unless otherwise specified})$

| LCD DRIVER        |                                |   |                    |                    |                    |      |  |
|-------------------|--------------------------------|---|--------------------|--------------------|--------------------|------|--|
| Symbol            | Parameter                      | Conditions                                | Min <sup>(2)</sup> | Typ <sup>(2)</sup> | Max <sup>(2)</sup> | Unit |  |
| f                 | Frame frequency                | f <sub>RCINT</sub> =7.16 MHz              | 53                 |                    | 437                | Hz   |  |
| f <sub>FR</sub>   | I rame nequency                | f <sub>OSC</sub> =8 MHz                   | 61                 |                    | 488                | Hz   |  |
| Vos               | DC Offset Voltage (1)          | V <sub>LCD</sub> =V <sub>DD</sub> no load |                    |                    | 50                 | mV   |  |
| V <sub>COH</sub>  | COM High Level, Output Voltage | I=100μA, V <sub>LCD</sub> =5V             | 4.5                |                    |                    | V    |  |
| $V_{COL}$         | COM Low Level, Output Voltage  | I=50μA, V <sub>LCD</sub> =5V              |                    |                    | 0.5                | V    |  |
| V <sub>SOH</sub>  | SEG High Level, Output Voltage | I=50μA, V <sub>LCD</sub> =5V              | 4.5                |                    |                    | V    |  |
| V <sub>SOL</sub>  | SEG Low Level, Output Voltage  | I=100μA, V <sub>LCD</sub> =5V             |                    |                    | 0.5                | V    |  |
| $V_{LCD}$         | Display Voltage                | $V_{LCD} = V_{DD}$                        | 4.5                |                    | 6.6                | V    |  |
| C <sub>LOAD</sub> | LCD dot Load                   |   |                    |                    | 50                 | pF   |  |

#### Notes:

1) The DC offset voltage refers to all segment and common outputs. It is the interface between the measured voltage value and nominal value for every voltage level. Ri of voltage meter must be greater than or equal to 10MW.

2) Target value to be confirmed after product characterisation.




# 7.7 SMARTCARD SUPPLY SUPERVISOR ELECTRICAL CHARACTERISTICS

 $(T_A = 0... +70^{\circ}C, V_{DD} - V_{SS} = 6 V \text{ unless otherwise specified})$ 

| SMARTCA             | ARD SUPPLY SUPERVISOR                         |  |                       |      |                       |      |
|---------------------|---|--|-----------------------|------|-----------------------|------|
| Symbol              | Parameter                                     | Conditions   | Min                   | Тур  | Max                   | Unit |
| SSS DRIV            | ER bit SSR=1 : 5V regulator output            | (for IEC7816-3 Class A C                               | ards)                 |      |                       |      |
| V <sub>SC_PWR</sub> | SmartCard Power Supply Voltage                | $V_{DD}$ - $V_{SS}$ > $V_{SC\_PWR}$ +0.5 $V$           | 4.5                   | 5.00 | 5.5                   | V    |
| laa                 | SmartCard Supply Current                      | $V_{DD}$ - $V_{SS} = 5.5V$ ,<br>$V_{SC\_PWR}$ =4.5V    |                       |      | 30                    | mA   |
| Isc                 |   | $V_{DD}$ - $V_{SS} = 6 V$ ,<br>$V_{SC\_PWR}$ =4.8 $V$  |                       |      | 60                    | mA   |
| V <sub>OVLD</sub>   | Voltage Drop Threshold on Current<br>Overload | $V_{DD}$ - $V_{SS} = 6V$ , $R_{VDD}$ = $0V$            |                       | 3.85 |                       | V    |
| SSS DRIV            | ER bit SSR=0 : 3V regulator output            | (for IEC7816-3 Class B C                               | ards)                 |      |                       |      |
| V <sub>SC_PWR</sub> | SmartCard Power Supply Voltage                |  | 2.7                   | 3.00 | 3.3                   | V    |
|                     |   | $V_{DD}$ - $V_{SS} = 3.5V$                             |                       |      | TBD                   |      |
| I <sub>SC</sub>     | SmartCard Supply Current                      | $V_{DD}$ - $V_{SS} = 4.5V$                             |                       |      | 30                    | mΑ   |
|                     |   | $V_{DD}$ - $V_{SS} = 5V$                               |                       |      | 50                    | mΑ   |
| V <sub>OVLD</sub>   | Voltage Drop Threshold on Current<br>Overload | $V_{DD}-V_{SS} = 6V, R_{VDD}=0V$                       |                       | 2.4  |                       | V    |
| T <sub>off</sub>    | V <sub>SC</sub> Turn off Time                 | C <sub>LOADmax</sub> =20uF                             |                       |      | 200                   | us   |
| T <sub>on</sub>     | V <sub>SC</sub> Turn on Time                  | C <sub>LOADmax</sub> =20uF                             |                       |      | 200                   | us   |
| Smart Car           | d I/O Pins                                    |  |                       |      | •                     |      |
| V <sub>IL</sub>     | Input Low Level Voltage                       |  | -                     | -    | 0.3V <sub>SCPWR</sub> | V    |
| V <sub>IH</sub>     | Input High Level Voltage                      |  | 0.7V <sub>SCPWR</sub> | -    | -                     | V    |
| V <sub>OL</sub>     | Output Low Level Voltage                      | I=-2.6mA   | -                     | -    | TBD                   | V    |
| V <sub>OH</sub>     | Output High Level Voltage                     | I=2.6mA  | TBD                   | -    | -                     | V    |
| ΙL                  | Input Leakage Current                         | V <sub>SS</sub> <v<sub>IN<v<sub>SC_PWR</v<sub></v<sub> | -10                   | -    | 10                    | μΑ   |
| I <sub>RPU</sub>    | Pull-up Equivalent Resistance                 | V <sub>IN</sub> =V <sub>SS</sub>                       | 40                    | -    | 250                   | ΚΩ   |
| T <sub>OHL</sub>    | Output H-L Fall Time                          | C <sub>I</sub> =50pF                                   | -                     | 30   | -                     | ns   |
| T <sub>OLH</sub>    | Output L-H Rise Time                          | C <sub>I</sub> =50pF                                   | -                     | 30   | -                     | ns   |

Figure 40. I<sub>SC</sub> Load with 5V Regulator Output (for IEC7816-3 Class A Cards)



62/71




Figure 41. I<sub>SC</sub> Load with 3V Regulator Output (for IEC7816-3 Class B Cards)

# **8 DEVICE CONFIGURATION**

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (ROM). FLASH devices are shipped to customers with a default content (FFh), while ROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the ROM devices are factory-configured.

#### **8.1 OPTION BYTE**

The option byte allows the hardware configuration of the microcontroller to be selected.

The option bytes have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming tool). The default content of the FLASH is fixed to FFh.

In masked ROM devices, the option bytes are

fixed in hardware by the ROM code (see option list).

Bit 7:1 = **Reserved**, must always be 1.

Bit 0 = **FMP** *Full memory protection.* 

This option bit enables or disables external access to the internal program memory (read-out protection). Clearing this bit causes the erasing (to 00h) of the whole memory (including the option byte).

- 0: Program memory not read-out protected
- 1: Program memory read-out protected

|                  |          |   | О | PTIO | N BY1 | Έ   |   |   |
|------------------|----------|---|---|------|-------|-----|---|---|
|                  | 7        |   |   |      |       |     |   | 0 |
|                  | Reserved |   |   |      |       | FMP |   |   |
| Default<br>Value | 1        | 1 | 1 | 1    | 1     | 1   | 1 | 0 |

# 9 GENERAL INFORMATION

# 9.1 PACKAGE MECHANICAL DATA

Figure 42. 64-Pin Thin Quad Flat Package






Figure 43. 64-Pin Epoxy Thin Quad Flat Package



Note: "QUALIFICATION OR VOLUME PRODUCTION OF DEVICES USING EPOXY PACKAGES (ESO/EDIL/EQFP) IS NOT AUTHORIZED It is expressly specified that qualification and/or volume production of devices using the package E.... in any applications is not authorized. Usage in any application is strictly restricted to development purpose. Similar devices are available in plastic package mechanically compatible to the epoxy package for qualification and volume production."

# PACKAGE MECHANICAL DATA (Cont'd)

Figure 44. Recommended Reflow Oven Profile (MID JEDEC)




#### 9.2 ADAPTOR / SOCKET PROPOSAL

To solder the (E)TQFP64 package or to plug the emulator probe, the application board should provide the footprint described in Figure 45. This footprint allows the following connexion configurations:

- Direct (E)TQFP64 soldering
- YAMAICHI IC149-064-008-S5\* socket soldering to plug either the emulator probe or an adaptator board with an (E)TQFP64 clamshell socket delivered with the emulator.
  - \* Not compatible with (E)TQFP64 package.

Figure 45. (E)TQFP64 device and emulation probe compatible footprint



57

# 9.3 DEVELOPMENT TOOLS

STmicroelectronics offers a range of hardware and software development tools for the ST7 microcontroller family. Full details of tools available for the ST7 from third party manufacturers can be obtain from the STMicroelectronics Internet site:

http://mcu.st.com.

# **Third Party Tools**

- ACTUM
- BP
- COSMIC
- CMX
- DATA I/O
- HITEX
- HIWARE
- ISYSTEM
- KANDA
- LEAP

Tools from these manufacturers include C compliers, emulators and gang programmers.

#### **STMicroelectronics Tools**

Three types of development tool are offered by ST, all of them connect to a PC via a parallel (LPT) port: see Table 15 and Table 16 for more details.

**Table 15. STMicroelectronic Tool Features** 

|                       | In-Circuit Emulation   | Programming Capability <sup>1)</sup> | Software Included  |  |
|-----------------------|--|--------------------------------------|--|--|
| ST7 Development Kit   | Yes. (Same features as HDS2 emulator but without logic analyzer) | Yes (DIP packages only)              | ST7 CD ROM with:  - ST7 Assembly toolchain  - STVD7 and WGDB7 powerful   |  |
| ST7 HDS2 Emulator     | Yes, powerful emulation features including trace/ logic analyzer | No                                   | Source Level Debugger for Win 3.1, Win 95 and NT  C compiler demo versions   |  |
| ST7 Programming Board | No   | Yes (All packages)                   | <ul><li>ST Realizer for Win 3.1 and Win 95.</li><li>Windows Programming Tools for Win 3.1, Win 95 and NT</li></ul> |  |

**Table 16. Dedicated STMicroelectronics Development Tools** 

| Supported Products | ST7 HDS2 Emulator | ST7 Programming Board |
|--------------------|-------------------|-----------------------|
|                    | ST7MDT7-EMU2B     | ST7MDT7-EPB2/EU       |
| ST72411, ST72C411  |                   | ST7MDT7-EPB2/US       |
|                    |                   | ST7MDT7-EPB2/UK       |

#### Note

1. In-Situ Programming (ISP) interface for FLASH devices.

# 9.4 ST7 APPLICATION NOTES

| Identification  | Description   |
|-----------------|---|
| PROGRAMMING AN  | ND TOOLS  |
| AN985           | Executing code in ST7 RAM   |
| AN986           | Using the ST7 indirect addressing mode  |
| AN987           | ST7 in-circuit programming  |
| AN988           | Starting with ST7 assembly tool chain   |
| AN989           | Starting with ST7 Hiware C  |
| AN1039          | ST7 math utility routines   |
| AN1064          | Writing optimized hiware C language for ST7                                     |
| AN1179          | Programming ST7 Flash Microcontrollers in Remote ISP Mode (In-Situ Programming) |
| EXAMPLE DRIVERS | S   |
| AN969           | ST7 SCI communication between the ST7 and a PC                                  |
| AN970           | ST7 SPI communication between the ST7 and E PROM                                |
| AN971           | ST7 I C communication between the ST7 and E PROM                                |
| AN972           | ST7 software SPI master communication   |
| AN973           | SCI software communication with a PC using ST72251 16-bit timer                 |
| AN974           | Real time clock with the ST7 timer output compare                               |
| AN976           | Driving a buzzer using the ST7 PWM function                                     |
| AN979           | Driving an analog keyboard with the ST7 ADC                                     |
| AN980           | ST7 keypad decoding techniques, implementing wake-up on keystroke               |
| AN1017          | Using the ST7 USB microcontroller   |
| AN1041          | Using ST7 PWM signal to generate analog output (sinusoid)                       |
| AN1042          | ST7 routine for I C slave mode management                                       |
| AN1044          | Multiple interrupt sources management for ST7 MCUs                              |
| AN1045          | ST7 software implementation of I C bus master                                   |
| AN1047          | Managing reception errors with the ST7 SCI peripheral                           |
| AN1048          | ST7 software LCD driver   |
| AN1048          | ST7 timer PWM duty cycle switch for true 0% or 100% duty cycle                  |
| PRODUCT OPTIMIZ | ATION   |
| AN982           | Using ceramic resonators with the ST7   |
| AN1014          | How to minimize the ST7 power consumption                                       |
| AN1070          | ST7 checksum selfchecking capability  |
| PRODUCT EVALUA  | ATION   |
| AN910           | ST7 and ST9 performance benchmarking  |
| AN990           | ST7 benefits versus industry standard   |
| AN1181          | Electrostatic discharge sensitivity measurement                                 |
| APPLICATION EXA | MPLES   |
| AN1086          | ST7 / ST10U435 CAN-Do solutions for car multiplexing                            |

# 9.5 TO GET MORE INFORMATION

68/71

To get the latest information on this product please use the ST web server.→ http://mcu.st.com/

**577** 

# **10 SUMMARY OF CHANGES**

Description of the changes between the current release of the specification and the previous one.

| Revision | Main changes   | Date      |
|----------|--|-----------|
| 1.3      | Changed section 3.1 on page 15 (LVDS, OPSD and PSS behaviour If OSC_SEL tied to $V_{DD}$ ) Added Figure 13 | 11-Nov-99 |
| 1.4      | Added Electrical Characteristics section 7 on page 56. Added Figure 38 on page 47 to SSS chapter           | 25-Jan-00 |

# 10.1 DEVICE CONFIGURATION AND ORDERING INFORMATION

#### 10.1.1 Transfer Of Customer Code

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed OP-TION LIST appended.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Figure 46. ROM Factory Coded Device Types





Figure 47. OTP User Programmable Device Types



70/71

|    | - 4   |  |
|----|-------|--|
| N  | OTOC" |  |
| 1. | otes: |  |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2000 STMicroelectronics - All Rights Reserved.

Purchase of  $f^2C$  Components by STMicroelectronics conveys a license under the Philips  $I^2C$  Patent. Rights to use these components in an  $I^2C$  system is granted provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

STMicroelectronics Group of Companies

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

