

### SPICE Device Model Si7943DP Vishay Siliconix

# Dual P-Channel 30-V (D-S) MOSFET

#### **CHARACTERISTICS**

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics


#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

## SPICE Device Model Si7943DP Vishay Siliconix

SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static	-	•			
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = -250 $\mu$ A	1.1		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS}$ = -5 V, $V_{GS}$ = -10 V	235		А
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS}$ = -10 V, I <sub>D</sub> = -9.4 A	0.020	0.020	Ω
		$V_{GS}$ = -4.5 V, I <sub>D</sub> = -8.6 A	0.024	0.024	
		$V_{GS}$ = -2.5 V, I <sub>D</sub> = -3 A	0.036	0.037	
Forward Transconductance <sup>a</sup>	<b>g</b> <sub>fs</sub>	$V_{DS} = -15 \text{ V}, \text{ I}_{D} = -9.4 \text{ A}$	23	15	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_{\rm S}$ = -2.9 A, $V_{\rm GS}$ = 0 V	-0.81	-0.80	V
Dynamic <sup>ь</sup>		•	•		
Total Gate Charge	Qg	$V_{DS}$ = -15 V, $V_{GS}$ = -4.5 V, $I_{D}$ = -9.4 A	25	23.5	nC
Gate-Source Charge	Q <sub>gs</sub>		8.5	8.5	
Gate-Drain Charge	$Q_{gd}$		5	5	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD}$ = -15 V, R <sub>L</sub> = 15 $\Omega$ I <sub>D</sub> $\cong$ -1 A, V <sub>GEN</sub> = -10 V, R <sub>G</sub> = 6 $\Omega$ I <sub>F</sub> = -2.9 A, di/dt = 100 A/µs	17	18	ns
Rise Time	tr		22	40	
Turn-Off Delay Time	$t_{d(off)}$		53	100	
Fall Time	t <sub>f</sub>		73	60	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		47	50	

Notes


a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.


VISHAY





## SPICE Device Model Si7943DP Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.