



General Description

The RA0512J is a full frame CCD sensor designed specifically for use in astronomy, spectroscopy and related scientific imaging applications. Its combination of very low noise and low dark current make it ideal for low light level, high dynamic range, and high resolution applications.

The imager is structured in a serial-parallel-serial configuration so charge packets (imaging data) in the vertical (parallel) registers can be shifted either up or down to two identical horizontal (serial) shift registers. One is at the top and another is at the bottom of the array. Three-phase clocks are needed to drive both vertical and horizontal shift registers.

The array is available in a 40-pin ceramic package as shown in Figure 1. Package dimensions are shown in Figure 7. It is available with a quartz window or unwindowed. The device is indifferent to its orientation in a circuit due to the symmetry of the pinout (see Table 1 for complete pinout description).

Note: While the RA0512J has been designed to be resistant to electro-static discharge, ESD, damage, it still can be damaged from such discharges. Standard electronic ESD precautions should be observed when handling and storing this device.

Key Features

- 262,144 picture elements (pixels) in a 512 x 512 configuration
- · 27 µm square pixels
- · 3-Phase buried channel process
- On-chip output amplifier for low noise and high speed readout
- High dynamic range: over 98 dB at -110°C (183°K)
- Serial-parallel-serial configuration for selectable bidirectional readout
- Usable spectral response from 450 nm to 1050 nm

MPP Operation

A major source of dark current in devices such as this originates in surface states at the Si-SiO₂ interface. A unique design and process enables the RA0512J to be run in the "Multi-Pinned Phase" or MPP mode of operation. This helps eliminate dark current generation in the interface surface states. By holding the vertical clocks at negative potential during integration and horizontal signal readout, the surface of the sensing area is inverted. As a result, the surface will not be depleted and surface states will not generate dark current. Dark current densities of less than 50 pa/cm² have been achieved using the MPP mode of operation, resulting in integration times of more than 30 seconds at room temperature.




Figure 1A. Pinout Configuration, DIP




Figure 1B. Pinout Configuration, Metal Package

Functional Description

Imaging Area

The imaging area is an array of 512 columns (vertical CCD shift registers) which are isolated from each other by 5 μm channel-stop regions. Each column has 512 picture elements. The pixel size is 27 μm x 27 μm . The total imaging area is 13.8 mm x 13.8 mm. Typical spectral response as a function of wavelength is shown in Figure 2.

In the vertical direction, each pixel corresponds to one stage (three electrodes) of the shift register. The three-electrode

groups are driven by three-phase clocks (\emptyset_{1C} - \emptyset_{3C}) brought in from both edges of the array to improve clock electrode response time.

Charge packets (imaging data) in the vertical registers can be shifted either up or down to the top or bottom horizontal registers by interchanging two of the three phases (Ø_{1C} and Ø_{2C}). See Figure 3 for functional diagram.

A transfer gate (σ_{TG}) is provided at the interface of the vertical and horizontal registers for controlling charge flow. Charge flow is from σ_{3C} gate of the vertical shift register into σ_{2} and σ_{3} gates of the horizontal shift register. The control function is performed by pulsing the transfer gate either high or low to permit or prevent the charge flow from the vertical register into the horizontal register for readout.

When the potential of the vertical register electrodes is held steady, a potential well is created beneath the storage gates (σ_{1C} and σ_{2C}). When an image impinges on the sensing area, an electrical signal of the scene will be collected in the potential well during this integration period.

Following the integration interval, the collected charge (signal) in the array can be read out as a full-frame image by transferring the charge, one or more rows at a time, into the horizontal shift register. From there, charge can be shifted serially to the output amplifier.

A mechanical shutter is needed to shield the array from incident light during the read out process. A strobe illumination could be used to simulate the shuttered mode of operation. Image smearing degrades the performance, particularly at low data rates, unless such shuttering is provided.




Figure 2. Typical Spectral Response

Horizontal Registers

There are two identical horizontal shift registers which are driven by three-phase clocks(Ø_{1A}-Ø_{3A}, Ø_{1B}-Ø_{3B}), one at the top and one at the bottom of the imaging area. Each shift register has 512 stages plus an extension of 50 stages. As a result, amplifier power is dissipated more efficiently and dark current generated by localized heating is minimized.

Summing Mode

At the end of each serial register, there is an output summing well which can be clocked to allow multiple-pixel summation of the scene. This summing well is located after the 49th extra stage of the horizontal registers and prior to the DC biased gate

 (V_{OG}) as shown in Figure 5. The summing gate (SG) can be clocked with one of the serial clock phases or with its own clock generator (see Figure 6 for summing gate timing). For example, two parallel lines of charge are additively transferred into the serial register, then the summing gate is pulsed low after the charge from two serial pixels has been transferred into the summing well. Thus, the resulting signal represents the sum of charges in four (2 x 2) contiguous pixels from the imaging section. It effectively reduces the 512 x 512 device to a 256 x 256 array and increases the pixel size by 4 times. Other variations of this technique can be useful for low-light level situations, i.e., scenes with low contrast, or a low signal-tonoise ratio. There is, of course, a loss in resolution which accompanies the gain in effective pixel size.

Output Amplifier

There is an on-chip amplifier which is located at the end of each extended serial shift register. The amplifier is a single-stage buried-channel transistor (Figure 5) designed to operate in the source-follower configuration with an off-chip load resistor (1 $K\Omega$ - 20 $K\Omega$). It has a bandwidth of approximately 5 MHz with a 10 pF load.

Timing Requirements

The timing recommended to run the RA0512J imager in the low speed and low noise mode of operation is shown in Figures 4A and 4B. Other types of three-phase clocks can also be used to drive both the vertical and horizontal registers. For example, 50% duty cycle, three-phase clocks can be used to drive the horizontal register for high-speed operation. However, the large full well capacity and low noise floor will be sacrificed.

Figure 4A shows the timing of the horizontal three-phase clocks, summing well clock, reset clock, and external clamping and sampling clocks. To achieve high charge transfer efficiency and high full well capacity, serial clocks must overlap by more than 1 μs . In addition, the rise and fall times of the three-phase clocks may be more than 300 ns to prevent possible injection of spurious charge into the CCD channel. After the three-phase clock transitions, the clocks are held steady to provide a quiet period for signal readout. During this quiet period, the output amplifier is clamped and the signal charge in the summing well is transferred into the output sensing node. The output signal is then sampled and the sensing node is reset.

This timing is repeated 562 (or more) times to allow the readout of one complete line of the image. The video signal from one pixel is also shown in Figure 4A.

Figure 4B shows the timing requirements for the vertical register. Overlapping of the vertical clocks are normally longer than 5 μ s. Rise and fall times of all clocks may be 300 ns or longer. All clock transitions should occur when the horizontal clocks are held steady.

Timing for MPP and normal mode is shown. The difference between the two modes is that during an integration, all clocks must be held low for MPP mode. The clocks should repeat 562 times (or more) to read out the entire image.






Figure 3. Functional Diagram








Figure 4B. Vertical CCD Shift Register Timing Diagram




Figure 5. Output Structure




Figure 6A. Timing Comparison Between ØA, B and ØC




Figure 6B. Timing Comparison between ØA, B and ØSG

Array Cooling

Both the dark current and noise performance of the array can be improved by cooling. The dark current will be reduced 50% for every 7°C reduction in array temperature. The noise floor of the output amplifier is proportional to \sqrt{kTC} where k is Boltzmann's constant, T is the array temperature in degrees Kelvin and C is the output node capacitance of approximately .17 pF. Cooling can be achieved via a thermo-electric, Joule-Thomson cooler, or liquid nitrogen dewar.

UV Coating

The RA0512JAU CCD is available with a special UV enhancement coating which extends the spectral response range to 120 nm. A thin layer of lumogen is deposited directly on the frontside illuminated arrays and will emit at 550 nm when excited by 120 nm - 450 nm light. The coating is transparent in the visible and near-infrared spectrums. UV coated devices are designed by the -3XX part number.

Backside Illumination - Thinning

The RA0512JAU is also available in a thinned version which greatly improves the quantum efficiency in the visible and near-infrared while also giving excellent performance in the 200 - 400 nm UV range. The imaging area of the device is thinned to $10\,\mu$ using a chemical etch procedure. Then a flash-oxide treatment is applied to the thinned area. To activate the flash oxide it is necessary to UV flood the array (expose the array to a UV light source for 5 - 10 minutes or longer, using a mercury lamp (eprom eraser)) to charge the device. Once the array is returned to room temperature, the charge will decrease requiring another charging. Thinned devices have pinouts which are mirror images of the frontside devices and are designated by the 2XX part number.

Specifications

Recommended operating conditions for the RA0512J are shown in Table 2. Typical device specifications are shown in Table 3, and Table 4 gives typical capacitance values.

Table 1. Pin Descriptions

Pin No.	Sym	Function	Register
1	ø _{3C}	Parallel phase 3 clock	С
2	N/C		
2 3	ØTGA	Parallel transfer gate to reg. A	Α
4 5	VINA	Input diode	Α
5	ØSA	Input sample gate	A
6 7	VRECA	Input receiving gate	Α
7	ø _{3A}	Serial phase 3 clock	Α
8	Ø ₂ A	Serial phase 2 clock	A
9	Ø _{1A}	Serial phase 1 clock	Α
10	N/C		
11	Voga	Output bias gate	A
12	ØRGA	Reset gate	Α
13	V _{RDA}	Reset drain	Α
14	V _{SUB}	Substrate bias	
15	VOUTA	Video amplifier output	Α
16	V _{DDA}	Drain supply of amplifier	Α
17	SGA	Summing well gate	A C
18	ØTGA	Parallel transfer gate to reg. A	C
19	Ø _{2C}	Parallel phase 2 clock	С
20	Ø _{1C}	Parallel phase 1 clock	С

Pin No.	Sym	Function	Register
21	ø _{3C}	Parallel phase 3 clock	С
22	N/C		
23	ø _{TGB}	Parallel transfer gate to reg. B	В
24	VINB	Input diode	В
25	ØSB	Input sample gate	В
26	VRECB	Input receiving gate	В
27	ø _{3B}	Serial phase 3 clock	В
28	ø _{2B}	Serial phase 2 clock	В
29	Ø _{1B}	Serial phase 1 clock	В
30	N/C		
31	VOGB	Output bias gate	В
32	ØRGB	Reset gate	В
33	V _{RDB}	Reset drain	В
34	V _{SUB}	Substrate bias	Ì
35	Voute	Video amplifier output	В
36	V_{DDB}	Drain supply of amplifier	В
37	SGB	Summing well gate	В
38	ØTGB	Parallel transfer gate to reg. B	C
39	Ø _{2C}	Parallei phase 2 clock	Ç
40	Ø _{1C}	Parallel phase 1 clock	С

Note: Pins 1, 19, 20 are internally connected to pins 21, 39, 40 respectively. This allows the vertical clocks to be driven from both sides of the sensor to improve clock response time.

Table 2. Recommended Operating Conditions

					Para	neter			
		Symbol	Normal Mode			MPP Mode			
Definition			Low	w Тур	High	Low	Тур	High	Units
DC supply		V _{DD}	20	21	25	20	21	25	V DC
Output gate bias		V _{OG}	3	6	8	1	2	5	V DC
Reset drain bias	ľ	V _{BD}	12	13	14	12	13	14	V DC
Substrate bias		V _{SUB} , V _{SS}	-5	0	0	-5	-0	0	V DC
Serial clocks	High	ØA, ØB		10		'	6		V
Conta diddite	Low	-8,-0		-2			-6		V
Vertical clocks	High	ø _{1C} , ø _{2C} , ø _{3C}		10			4		V
VOITIOLI GIGGING	Low	- 10, -20, -30		-2	1		-8		٧
Transfer gate clock	High	ø _{TG}		10	1		4		V
Transfer game	Low	10	l	-2			-8		٧
Reset gate clock	High	Ø _{RG}	ļ	10		ļ	12		V
	Low	110	0	5		0	6	1	V
Summing gate clock	High	ØSG	1	10			6		V
3 3	Low			-2			-6		V

Table 3. Typical Device Specifications

Test Conditions: Temperature: 230°K (-43°C); Pixel Rate: 50 kHz; Integration time: 6 sec

Parameter	Sym	Min	Тур	Max	Units
Format			512 x 512 full frame		-
Pixel size			27 x 27		μm
Imaging area			13.8 x 13.8		mm
Dynamic range 1	DR				1
Normal mode			83,333:1 (98 dB)		
MPP mode	! !		58,333:1 (95 dB)		
Full well charge	Q _{sat}				
Normal mode	"		500		K electrons
MPP mode			350		K electrons
Saturation voltage ²	V _{sat}				
Normal mode			350		mV
MPP mode			220		mV
Dark current 3,6,7	DL				i
Normal mode			1.0		na/cm ²
MPP mode			50		pa/cm ²
Saturation exposure	Esat		5.7		μJ/cm ²
Responsivity	R		20		V/µJ/cm ²
Photo-response nonuniformity ⁴	PRNU		5	10	±%
Dark signal nonuniformity 3	DSNU		4		mV
Charge transfer	CTE		.99999		1
efficiency					1
Output amplifier gain			.5		μV/electron
Read noise ⁵			6		electrons

Notes:

- Full well/read noise
- 2 R_{Load} = 5.1K
- 3 Hot pixels are ignored.
- 4 Low pixels and traps are ignored.
- Measured at -110°C.
- 6 Typical dark current for thinned version is 2 times higher than frontside illuminated device.

Table 4. Typical Capacitance Values

Parameter	Sym	Pin No.	Typ Value	Units
Parallel	ø _{1C}	20, 40	2100	рF
clocks	Ø _{2C}	19, 39	1550	ρF
	Ø _{3C}	1, 21	2150	pF
Serial	Ø _{1A/B}	9, 29	135	pΕ
clocks	Ø _{2A/B}	8, 28	90	pF
i	Ø _{3A/B}	7, 27	180	pF
Transfer clocks	ØTGA/B	3, 18, 23, 38	71	pF
Video output	V _{OutA/B}	15, 35	10	pF
Reset gate clock	Ø _{RGA,B}	12, 32	21	pF
Summing gate clock	Ø _{SGA,B}	17, 37	9	pF

Absolute Maximum Ratings

Storage temperature: -150°C to +50°C

Voltages: measured with respect to substrate pins 14 & 34

Pin 1, 3, 7, 8, 9, 17, 18, 19, 20, 21, 23, 27, 28, 29, 37, 38, 39, 40	Max 20V swing
All other pins	0V to 25V




Figure 7. Package Dimensions

Ordering Information

Grade	Maximum Point Defects	Maximum Column Defects	Maximum Cluster Defects	Unsealed Part Number	Quartz Window
0	0	0	0	RA0512JAU-011	RA0512JAQ-011
1	10	0	1	RA0512JAU-020	RA0512JAQ-020
2	100	0	2	RA0512JAU-021	RA0512JAQ-021

Defect Definition

- A. Point defects Hot, low or trap
 - 1. Hot pixel a pixel with an output signal 10 times greater than average dark current.
 - 2. Low pixel a pixel with an output signal 50% lower than average background near full-well
 - 3. Charge trap defect greater than 0.7% of full-well

B. Other

- 1. Column defect Ten or more contiguous point defects in a single column
- 2. Cluster defect Two to nine contiguous point defects