# RENESAS

# **R1RP0404D Series**

4M High Speed SRAM (1-Mword × 4-bit)

REJ03C0116-0100Z Rev. 1.00 Mar.12.2004

# Description

The R1RP0404D is a 4-Mbit high speed static RAM organized 1-Mword  $\times$  4-bit. It has realized high speed access time by employing CMOS process (6-transistor memory cell) and high speed circuit designing technology. It is most appropriate for the application which requires high speed and high density memory, such as cache and buffer memory in system. The R1RP0404D is packaged in 400-mil 32-pin SOJ for high density surface mounting.

## Features


- Single 5.0 V supply:  $5.0 \text{ V} \pm 10\%$
- Access time 12 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- Operating current: 130 mA (max)
- TTL standby current: 40 mA (max)
- CMOS standby current: 5 mA (max)
  - : 1.0 mA (max) (L-version)
- Data retention current: 0.5 mA (max) (L-version)
- Data retention voltage: 2.0 V (min) (L-version)
- Center V<sub>cc</sub> and V<sub>ss</sub> type pin out



## **Ordering Information**

Type No.	Access time	Package
R1RP0404DGE-2PR	12 ns	400-mil 32-pin plastic SOJ (32P0K)
R1RP0404DGE-2LR	12 ns	

# **Pin Arrangement**




# **Pin Description**

Function
Address input
Data input/output
Chip select
Output enable
Write enable
Power supply
Ground
No connection



#### **Block Diagram**





#### **Operation Table**

CS#	OE#	WE#	Mode	V <sub>cc</sub> current	I/O	Ref. cycle
Н	×	×	Standby	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	—
L	Н	Н	Output disable	I <sub>cc</sub>	High-Z	_
L	L	Н	Read	I <sub>cc</sub>	D <sub>OUT</sub>	Read cycle (1) to (3)
L	Н	L	Write	I <sub>cc</sub>	D <sub>IN</sub>	Write cycle (1)
L	L	L	Write	I <sub>cc</sub>	D <sub>IN</sub>	Write cycle (2)

Note: H:  $V_{H}$ , L:  $V_{L}$ ,  $\times$ :  $V_{H}$  or  $V_{L}$ 

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{\rm ss}$	V <sub>cc</sub>	–0.5 to +7.0	V
Voltage on any pin relative to $\rm V_{ss}$	V <sub>T</sub>	$-0.5^{*1}$ to V <sub>cc</sub> + 0.5 $^{*2}$	V
Power dissipation	Ρ <sub>τ</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	–55 to +125	°C
Storage temperature under bias	Tbias	–10 to +85	°C

Notes: 1.  $V_{\tau}$  (min) = -2.0 V for pulse width (under shoot)  $\leq$  6 ns.

2.  $V_{T}$  (max) =  $V_{CC}$  + 2.0 V for pulse width (over shoot)  $\leq$  6 ns.

# **Recommended DC Operating Conditions**

#### $(Ta = 0 \text{ to } +70^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	$V_{cc}^{*^3}$	4.5	5.0	5.5	V
	V <sub>ss</sub> * <sup>4</sup>	0	0	0	V
Input voltage	V <sub>IH</sub>	2.2	—	$V_{cc} + 0.5^{*^2}$	V
	V	-0.5* <sup>1</sup>		0.8	V

Notes: 1.  $V_{\mu}$  (min) = -2.0 V for pulse width (under shoot)  $\leq$  6 ns.

2.  $V_{IH}$  (max) =  $V_{cc}$  + 2.0 V for pulse width (over shoot)  $\leq$  6 ns.

3. The supply voltage with all  $\rm V_{cc}$  pins must be on the same level.

4. The supply voltage with all  $\rm V_{ss}$  pins must be on the same level.

## **DC Characteristics**

(Ta = 0 to +70°C,  $V_{cc} = 5.0 \text{ V} \pm 10\%$ ,  $V_{ss} = 0 \text{ V}$ )

Parameter	Symbol	Min	Max	Unit	Test conditions
Input leakage current	II <sub>u</sub> I	_	2	μA	$V_{IN} = V_{SS}$ to $V_{CC}$
Output leakage current	II <sub>lo</sub> I	_	2	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
Operation power supply current	I <sub>cc</sub>	—	130	mA	Min cycle CS# = $V_{IL}$ , $I_{OUT} = 0$ mA Other inputs = $V_{IH}/V_{IL}$
Standby power supply current	I <sub>SB</sub>	—	40	mA	Min cycle, CS# = $V_{IH}$ , Other inputs = $V_{IH}/V_{IL}$
	I <sub>SB1</sub>		5	mA	
		* <sup>1</sup>	1.0* <sup>1</sup>		
Output voltage	V <sub>ol</sub>	_	0.4	V	I <sub>oL</sub> = 8 mA
	V <sub>OH</sub>	2.4		V	I <sub>он</sub> = -4 mA

Note: 1. This characteristics is guaranteed only for L-version.

# Capacitance

 $(Ta = +25^{\circ}C, f = 1.0 \text{ MHz})$ 

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance*1	C	—	6	pF	$V_{IN} = 0 V$
Input/output capacitance*1	C <sub>I/O</sub>	_	8	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.




#### **AC Characteristics**

(Ta = 0 to +70°C,  $V_{\rm cc}$  = 5.0 V  $\pm$  10%, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels: 3.0 V/0.0 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)



#### **Read Cycle**

		R1RP0404	D		
		-2			
Parameter	Symbol	Min	Мах	Unit	Notes
Read cycle time	t <sub>RC</sub>	12	_	ns	
Address access time	t <sub>AA</sub>	_	12	ns	
Chip select access time	t <sub>ACS</sub>	_	12	ns	
Output enable to output valid	t <sub>oe</sub>	_	6	ns	
Output hold from address change	t <sub>он</sub>	3	_	ns	
Chip select to output in low-Z t <sub>cLZ</sub>		3	_	ns	1
Output enable to output in low-Z t <sub>OLZ</sub>		0	_	ns	1
Chip deselect to output in high-Z $t_{CHZ}$		—	6	ns	1
Output disable to output in high-Z	t <sub>oHZ</sub>	—	6	ns	1

#### Rev.1.00, Mar.12.2004, page 6 of 11

#### Write Cycle

		R1RP0404	D		
		-2			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	12	_	ns	
Address valid to end of write	t <sub>AW</sub>	8	_	ns	
Chip select to end of write	t <sub>cw</sub>	8	_	ns	9
Write pulse width	t <sub>wP</sub>	8	_	ns	8
Address setup time	t <sub>AS</sub>	0	_	ns	6
Write recovery time t <sub>wR</sub>		0	_	ns	7
Data to write time overlap	t <sub>DW</sub>	6	_	ns	
Data hold from write time	t <sub>DH</sub>	0	_	ns	
Write disable to output in low-Z	t <sub>ow</sub>	3	_	ns	1
Output disable to output in high-Z t <sub>OHZ</sub>		_	6	ns	1
Write enable to output in high-Z	t <sub>wHZ</sub>	_	6	ns	1

Notes: 1. Transition is measured ±200 mV from steady voltage with output load (B). This parameter is sampled and not 100% tested.

2. Address should be valid prior to or coincident with CS# transition low.

3. WE# and/or CS# must be high during address transition time.


4. If CS# and OE# are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.

- 5. If the CS# low transition occurs simultaneously with the WE# low transition or after the WE# transition, output remains a high impedance state.
- 6.  $t_{AS}$  is measured from the latest address transition to the later of CS# or WE# going low.
- 7. t<sub>we</sub> is measured from the earlier of CS# or WE# going high to the first address transition.
- 8. A write occurs during the overlap of a low CS# and a low WE#. A write begins at the latest transition among CS# going low and WE# going low. A write ends at the earliest transition among CS# going high and WE# going high. t<sub>wP</sub> is measured from the beginning of write to the end of write.

9.  $t_{cw}$  is measured from the later of CS# going low to the end of write.




# **Timing Waveforms**




Read Timing Waveform (1) (WE# =  $V_{IH}$ )


Read Timing Waveform (2) (WE# =  $V_{IH}$ , CS# =  $V_{IL}$ , OE# =  $V_{IL}$ )




# Read Timing Waveform (3) (WE# = $V_{H}$ , CS# = $V_{L}$ , OE# = $V_{L}$ )\*<sup>2</sup>



#### Write Timing Waveform (1) (WE# Controlled)





# Write Timing Waveform (2) (CS# Controlled)




# Low $V_{\rm cc}$ Data Retention Characteristics

 $(Ta = 0 \text{ to } +70^{\circ}C)$ 

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Max	Unit	Test conditions
$V_{\rm cc}$ for data retention	$V_{\rm dr}$	2.0	_	V	$\begin{array}{l} V_{\rm cc} \geq {\rm CS\#} \geq V_{\rm cc} - 0.2 \ {\rm V} \\ (1) \ 0 \ {\rm V} \leq {\rm V_{\rm IN}} \leq 0.2 \ {\rm V} \ {\rm or} \\ (2) \ V_{\rm cc} \geq {\rm V_{\rm IN}} \geq {\rm V_{\rm cc}} - 0.2 \ {\rm V} \end{array}$
Data retention current	I <sub>ccdr</sub>	_	500	μΑ	$\begin{array}{l} V_{\rm cc} = 3 \; V, \; V_{\rm cc} \geq CS\# \geq V_{\rm cc} - 0.2 \; V \\ (1) \; \; 0 \; V \leq V_{\rm IN} \leq 0.2 \; V \; or \\ (2) \; \; V_{\rm cc} \geq V_{\rm IN} \geq V_{\rm cc} - 0.2 \; V \end{array}$
Chip deselect to data retention time	t <sub>cdr</sub>	0	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	5		ms	

# Low $V_{\rm cc}$ Data Retention Timing Waveform



# **Revision History**

# **R1RP0404D Series Data Sheet**

Rev.	Date	Contents of Modification				
		Page	Description			
0.01	Oct. 01, 2003		Initial issue			
1.00	Mar.12.2004		Deletion of Preliminary			

#### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- Notes regarding these materials
  1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
- Information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
- Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

#### Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd. 1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### http://www.renesas.com