

### FEATURES


- Designed for Very Low-Power applications 
   <1.2mA @ 27MHz</li>
  - $\circ$  < 5µA when PDB is activated
- Input Frequency: 10KHz 200MHz
- OTP selectable AC/DC Ref. Coupling.
- Accepts <1.0V reference signal input voltage
- Output frequency up to 54MHz
   35MHz @ 1.8V operation
  - 35MHz @ 1.8V operation
     45MHz @ 2.5V operation
     55MHz @ 3.3V operation
- Offered in Tiny GREEN/RoHS compliant packages


   6-pin DFN (2.0mmx1.3mmx0.6mm)
   6-pin SC70 (2.3mmx2.25mmx1.0mm)
   6-pin SOT23 (3.0mmx3.0mmx1.35mm)
- Very low Jitter and Phase Noise
- Single 1.8V, 2.5V, or  $3.3V \pm 10\%$  power supply
- Operating temperature range from 0°C to 70°C

### DESCRIPTION

The PL611s-16 is a very low-power general purpose frequency synthesizer and a member of PhaseLink's PicoPLL Factory Programmable 'Quick Turn Clock (QTC)' family. Designed to fit in a small DFN, SC70, or SOT23 package for high performance applications, PL611s-16 accepts low frequency (10KHz) Reference input and generates up to 54MHz output with the best phase noise, jitter performance, and power consumption for handheld devices and notebook applications. Cascading PL611s-16 with other PicoPLL ICs could result in producing all required system clocks with specific savings in board space, power consumption, and cost.









### PACKAGE PIN ASSIGNMENT

Name		Pin #		Туре	Description
Name	SOT	SC70	DFN	Туре	Description
VDD	1	3	3	Р	VDD connection.
GNDA	2	2	2	Р	Ground connection for Analog Circuitry.
FIN	3	1	1	I	Reference input pin.
LF	4	6	6	I	Loop Filter input pin.
GND	5	5	5	Р	GND connection
CLK0	6	4	4	0	Programmable Clock Output


### **GUIDELINES FOR EXTERNAL COMPONENT SELECTION**

For the optimum performance, accurate external loop filter components must be selected. A general guideline for selecting these components based on the input frequency is shown in the below table. Please contact PhaseLink for more accurate component selections.

Input frequency	Capacitor Value	Resistor Value
3MHz ~ 200MHz	4.7nF	2.2ΚΩ
300KHz ~ 10MHz	4.7nF	6.8KΩ
30KHz ~ 1.0MHz	4.7nF	22ΚΩ
10KHz ~ 100KHz	47nF	22ΚΩ

### **APPLICATION RECOMMENDATIONS FOR PL611s-16**

PL611s-16 can accept a reference input >10KHz and produce a clock output in the MHz range, as shown in the diagram '1', below. However, to save costs in consumer product system designs and for greater area optimization, it is possible to use the XOUT of the RTC crystal (32.768KHz) as the reference input to the PL611s-16, as shown in diagram '2', below.



Note: An AC Coupling Cap may be required if RTC Clock amplitude is too small.



### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V <sub>DD</sub>	-0.5	4.6	V
Input Voltage Range	VI	-0.5	V <sub>DD</sub> +0.5	V
Output Voltage Range	Vo	-0.5	V <sub>DD</sub> +0.5	V
Data Retention @ 85°C		10		Year
Storage Temperature	Τ <sub>S</sub>	-65	150	°C
Ambient Operating Temperature		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied.

### AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Input Frequency (FIN)	Reference Clock Input	10KHz		200	MHz
Output Frequency	@ Vdd=3.3V	1		55	MHz
Output Frequency	@ Vdd=2.5V	1		45	MHz
Output Frequency	@ Vdd=1.8V	1		35	MHz
Settling Time	At power-up (after VDD increases over 1.62V)			2	ms
Input (FIN) Signal Amplitude	Internally AC coupled	0.9		VDD	Vpp
Output Rise Time	15pF Load, 10/90%VDD, High Drive, 3.3V		1	1.2	ns
Output Fall Time	15pF Load, 90/10%VDD, High Drive, 3.3V		1	1.2	ns
Duty Cycle	VDD/2	45	50	55	%

\* Note: Jitter performance depends on the programming parameters.



### DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	ldd	@Vdd=3.3V, 27MHz, load=15pF		4.0		mA
Supply Current, Dynamic, with Loaded CMOS Outputs	IDD	@Vdd=2.5V, 27MHz, load=15pF		2.7		mA
Supply Current, Dynamic with Loaded CMOS Outputs	lod	@Vdd=1.8V,27MHz, load=5pF		1.2		mA
Operating Voltage	V <sub>DD</sub>		1.62	3.3	3.63	V
Output Low Voltage	Vol	IoL = +4mA Standard Drive			0.4	V
Output High Voltage	Vон	Iон = -4mA Standard Drive	V <sub>DD</sub> - 0.4			V
Output Current, Low drive	Iosd	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V			4	mA
Output Current, Standard drive	Iosd	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V			8	mA
Output Current, High drive	I <sub>онd</sub>	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V			16	mA
Short-circuit Current	ls			±50		mA


### PCB LAYOUT CONSIDERATIONS FOR PERFORMANCE OPTIMIZATION

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to PL611s-16 as short as possible, as well as keeping all other traces as far away from it as possible.
- When a reference input clock is generated from a crystal (see diagram above), place the PL611s-16 'FIN' as close as possible to the 'Xout' crystal pin. This will reduce the crosstalk between the reference input and the other signals.
- Place the Loop Filter (LF) components as close to the package pin of PL611s-16 as possible.
- Place a 0.01µF~0.1µF decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.
- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace

impedance. Usually 'striplines' are designed for  $50\Omega$  impedance and CMOS outputs usually have lower than  $50\Omega$  impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.

- Please contact PhaseLink for the application note on how to design outputs driving long traces or the Gerber files for the PL611s-16 layout.







### PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

#### SOT23-6 L


Symbol	Dimension in MM			
Symbol	Min.	Max.		
Α	1.05	1.35		
A1	0.05	0.15		
A2	1.00	1.20		
b	0.30	0.50		
С	0.08	0.20		
D	2.80	3.00		
E	1.50	1.70		
Н	2.60	3.0		
L	0.35	0.55		
е	0.95 BSC			

#### SC70-6L

Symbol	Dimension in MM			
Symbol	Min.	Max.		
Α	0.80	1.00		
A1	0.00	0.09		
A2	0.80	0.91		
b	0.15	0.30		
С	0.08	0.25		
D	1.85	2.25		
E	1.15	1.35		
Н	2.00	2.30		
L	0.21	0.41		
е	0.65BSC			


#### DFN-6L

Dimension in MM					
Symbol	Dimension in MM				
Cymbol	Min.	Max.			
A	0.50	0.60			
A1	0.00	0.05			
A3	0.152	0.152			
b	0.15	0.25			
е	0.40BSC				
D	1.25	1.35			
E	1.95	2.05			
D1	0.75	0.85			
E1	0.95	1.05			
L	0.20	0.30			





#### **ORDERING INFORMATION (GREEN PACKAGE COMPLIANT)**



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.