

FEATURES


- Designed for Very Low-Power applications
- Offered in Tiny GREEN/RoHS compliant packages
 - o 6-pin DFN (2.0mmx1.3mmx0.6mm)
 - o 6-pin SC70 (2.3mmx2.25mmx1.0mm)
 - o 6-pin SOT23 (3.0mmx3.0mmx1.35mm)
- Input Frequency:
 - o Reference Input: 1MHz to 200MHz
 - o Non PLL mode, Ref input down to 10kHz
- Accepts >0.1V reference signal input voltage
- Output frequency up to 55MHz CMOS.

 - <125MHz @ 3.3V operation
- One programmable I/O pin can be configured as Power Down (PDB) input, output Enable (OE), or Frequency Selection Switching input.
- Disabled outputs programmable as HiZ or Active Low.
- Low current consumption:
 - o <1.0mA with 27MHz & 32kHz outputs
 - o < 5µA when PDB is activated
- Single 1.8V, 2.5V, or 3.3V \pm 10% power supply
- Operating temperature range from -40°C to 85°C

DESCRIPTION

The PL611s-19 is a low-cost general purpose frequency synthesizer and a member of PhaseLink's Factory Programmable 'Quick Turn Clock (QTC)' family. PhaseLink's PL611s-19 offers the versatility of using a single Reference Clock input and producing up to two (kHz or MHz) system clock outputs. Designed for low-power applications with very stringent space requirement, PL611s-19 consumes <1.0mA, while producing 2 distinct outputs of 27MHz and 32kHz. The power down feature of PL611s-19, when activated, allows the IC to consume less than 5µA of power. PL611s-19 fits in a small DFN, SC70, or SOT23 package. Cascading of the PL611s-19 with other PhaseLink programmable clocks allow generating system level clocking requirements, thereby reducing the overall system implementation cost. In addition, one programmable I/O pin can be configured as Power Down (PDB) input, Output Enable (OE), or Frequency switching (FSEL). CLK1 can be programmed as (CLKO, FREF, FREF /2) output.

BLOCK DIAGRAM






KEY PROGRAMMING PARAMETERS

CLK Output Frequency	Output Drive Strength	Programmable Input/Output
Fout = Fref * M / (R * P) Where M = 8 bit R = 5 bit P = 14 bit CLK0 = Fout, Fref or Fref / (2*P) CLK1 = Fref, Fref/2, CLK0 or CLK0/2	Three optional drive strengths to choose from: • Low: 4mA • Std: 8mA (default) • High: 16mA	One output pin can be configured as: OE - input FSEL - input PDB - input HiZ or Active Low disabled state

PIN CONFIGURATION AND DESCRIPTION



	Pin	Assignm	nent		
Name	DFN Pin#	SC70 Pin#	SOT Pin #	Type	Description
CLK1	2	1	1	I/O	Programmable Clock Output
GND	3	5	2	Р	GND connection
FIN	1	3	3	I	Reference input pin
OE, PDB, FSEL	6	2	4	0	This programmable I/O pin can be configured as an Output Enable (OE) input, Power Down input (PDB) or On-the-Fly Frequency Switching Selector (FSEL). This pin has an internal $60K\Omega$ pull up resistor for OE, PDB & FSEL. The OE and PDB features can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode.
VDD	5	4	5	Р	VDD connection
CLK0	4	6	6	0	Programmable Clock Output

OE AND PDB FUNCTION DESCRIPTION

OE	PDB	Osc.	PLL	CLK0	CLK1
1	N/A	On	On	On	On
0	N/A	On	Off	HiZ or Active Low	On
N/A	1	On	On	On	On
N/A	0	Off	Off	HiZ or Active Low	HiZ or Active Low

Note: HiZ or Active Low states are programmable functions and will be set per request.



FUNCTIONAL DESCRIPTION

PL611s-19 is a highly featured, very flexible, advanced programmable PLL design for high performance, low-power, small form-factor applications. The PL611s-19 accepts a reference clock input of 1MHz to 200MHz and is capable of producing two outputs up to 125MHz. This flexible design allows the PL611s-19 to deliver any PLL generated frequency, FREF (Ref Clk) frequency or FREF /(2*P) to CLK0 and/or CLK1. Some of the design features of the PL611s-19 are mentioned below:

PLL Programming

The PLL in the PL611s-19 is fully programmable. The PLL is equipped with an 5-bit input frequency divider (R-Counter), and an 8-bit VCO frequency feedback loop divider (M-Counter). The output of the PLL is transferred to a 14-bit post VCO divider (P-Counter). The output frequency is determined by the following formula [Fout = Free * M / (R * P)].

Clock Output (CLK0)

The output of CLK0 can be configured as the PLL output $(F_{VCO}/(2^*P))$, FREF (Ref Clk Frequency) output, or FREF/ (2^*P) output. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is 125MHz.

Clock Output (CLK1)

The output of CLK1 can be configured as:

FREF - Reference (Ref Clk) Frequency FREF / 2 CLK0 CLK0 / 2

When using the OE function CLK1 will remain "Always On" and will not be disabled when OE is pulled low. When using the PDB function CLK1 will be disabled along with CLK0. The output drive level can be programmed to Low Drive (4mA), Standard Drive (8mA) or High Drive (16mA). The maximum output frequency is 125MHz.

Programmable I/O (OE/PDB/FSEL)

The PL611s-19 provides one programmable I/O pin which can be configured as one of the following functions:

Output Enable (OE)

The Output Enable feature allows the user to enable and disable CLK0 clock output by toggling the OE pin. CLK1 remains active when OE is pulled low. The OE pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".

The OE feature can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode.

Power-Down Control (PDB)

The Power Down (PDB) feature allows the user to put the PL611s-19 into "Sleep Mode". When activated (logic '0'), PDB 'Disables the PLL, the oscillator circuitry, counters, and all other active circuitry. In Power Down mode the IC consumes $<5\mu A$ of power. The PDB pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".

The PDB feature can be programmed to allow the output to float (Hi Z), or to operate in the 'Active low' mode.

Frequency Select (FSEL)

The Frequency Select (FSEL) feature allows the PL611s-19 to switch between two pre-programmed outputs allowing the device "On the Fly" frequency switching. The FSEL pin incorporates a $60k\Omega$ pull up resistor giving a default condition of logic "1".



ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS

PARAMETERS	SYMBOL	MIN.	MAX.	UNITS
Supply Voltage Range	V _{DD}	-0.5	7	V
Input Voltage Range	Vı	-0.5	V _{DD} +0.5	V
Output Voltage Range	Vo	-0.5	V _{DD} +0.5	V
Soldering Temperature (Green package)			260	°C
Data Retention @ 85°C		10		Year
Storage Temperature	Ts	-65	150	°C
Ambient Operating Temperature*		-40	85	°C

Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only.

AC SPECIFICATIONS

PARAMETERS	CONDITIONS	MIN.	TYP.	MAX.	UNITS
	@ V _{DD} =3.3V			200	
Input (FIN) Frequency	@ V _{DD} =2.5V	1		166	MHz
	@ V _{DD} =1.8V			133	
Input (FIN) Signal Amplitude	Internally AC/DC coupled (High Frequency)	0.9		V_{DD}	Vpp
Input (FIN) Signal Amplitude	Internally AC/DC coupled (Low Frequency) 3.3V <50MHz, 2.5V <40MHz, 1.8V <15MHz	0.1		V_{DD}	Vpp
	@ V _{DD} =3.3V			125	MHz
Output Frequency	@ V _{DD} =2.5V			90	MHz
	@ V _{DD} =1.8V			65	MHz
Settling Time	At power-up (after V _{DD} increases over 1.62V)			2	ms
Output Frable Time	OE Function; Ta=25° C, 15pF Load			10	ns
Output Enable Time	PDB Function; Ta=25° C, 15pF Load			2	ms
Output Rise Time	15pF Load, 10/90% V _{DD} , High Drive, 3.3V		1.2	1.7	ns
Output Fall Time	15pF Load, 90/10% V _{DD} , High Drive, 3.3V		1.2	1.7	ns
Duty Cycle	PLL Enabled, @ V _{DD} /2	45	50	55	%
Period Jitter,Pk-to-Pk* (measured from 10K samples)	With capacitive decoupling between V _{DD} and GND.		70		ps

^{*} Note: Jitter performance depends on the programming parameters.



$\frac{\text{(Preliminary)}}{\text{0.5kHz-55MHz MHz to KHz Programmable Clock}^{\text{TM}}}$

DC SPECIFICATIONS

PARAMETERS	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS
Supply Current, Dynamic, with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =3.3V, 27MHz, load=15pF		4.0		mA
Supply Current, Dynamic, with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =2.5V, 27MHz, load=10pF		2.7		mA
Supply Current, Dynamic with Loaded CMOS Outputs	I _{DD}	@ V _{DD} =1.8V, 27MHz, load=5pF		0.9		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I _{DD}	@ V _{DD} =3.3V, 32kHz, load=15pF		0.6		mA
PLL Off: Supply Current, Dynamic, with Loaded CMOS Output	I _{DD}	@ V _{DD} =2.5V, 32KMHz, load=15pF		0.5		mA
PLL Off: Supply Current, Dynamic with Loaded CMOS Output	I _{DD}	@ V _{DD} =1.8V, 32kHz, load=15pF		0.2		mA
PLL Off: Supply Current, Dynamic with Loaded CMOS Output	I _{DD}	@ V _{DD} =1.8V, Hz output, load=15pF		0.2		mA
Supply Current, Dynamic, with Loaded Outputs	I _{DD}	When PDB=0			5	μA
Operating Voltage	V_{DD}		1.62		3.63	V
Output Low Voltage	Vol	I _{OL} = +4mA Standard Drive			0.4	V
Output High Voltage	Vон	I _{OH} = -4mA Standard Drive	$V_{DD} - 0.4$			V
Output Current, Low Drive	losp	V _{OL} = 0.4V, V _{OH} = 2.4V	4			mA
Output Current, Standard Drive	Iosp	V _{OL} = 0.4V, V _{OH} = 2.4V	8			mA
Output Current, High Drive	I _{ОНD}	V _{OL} = 0.4V, V _{OH} = 2.4V	16			mA


^{*} Note: Please contact PhaseLink, if super-low-power is required.



PCB LAYOUT CONSIDERATIONS FOR PERFORMANCE OPTIMIZATION

The following guidelines are to assist you with a performance optimized PCB design:

- Keep all the PCB traces to PL611s-19 as short as possible, as well as keeping all other traces as far away from it as possible.
- When a reference input clock is generated from a crystal, place the PL611s-19 'FIN' as close as possible to the 'Xout' crystal pin. This will reduce the cross-talk between the reference input and the other signals.
- Place a $0.01\mu F\sim 0.1\mu F$ decoupling capacitor between VDD and GND, on the component side of the PCB, close to the VDD pin. It is not recommended to place this component on the backside of the PCB. Going through vias will reduce the signal integrity, causing additional jitter and phase noise.
- It is highly recommended to keep the VDD and GND traces as short as possible.
- When connecting long traces (> 1 inch) to a CMOS output, it is important to design the traces as a transmission line or 'stripline', to avoid reflections or ringing. In this case, the CMOS output needs to be matched to the trace impedance. Usually 'striplines' are designed for 50Ω impedance and CMOS outputs usually have lower than 50Ω impedance so matching can be achieved by adding a resistor in series with the CMOS output pin to the 'stripline' trace.
- Please contact PhaseLink for the application note on how to design outputs driving long traces or for additional layout assistance.




DFN-6L Evaluation Board




PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

SOT23-6 L


Symbol	Dimension in MM			
Syllibol	Min.	Max.		
Α	1.05	1.35		
A1	0.05	0.15		
A2	1.00	1.20		
b	0.30	0.50		
С	0.08	0.20		
D	2.80	3.00		
Е	1.50	1.70		
Н	2.60	3.0		
Ĺ	0.35	0.55		
е	0.95 BSC			






SC70-6L


Symbol	Dimension in MM			
Syllibol	Min.	Max.		
Α	0.80	1.00		
A1	0.00	0.09		
A2	0.80	0.91		
b	0.15	0.30		
С	0.08	0.25		
D	1.85	2.25		
E	1.15	1.35		
Н	2.00	2.30		
Ĺ	0.21	0.41		
е	0.65BSC			






DFN-6L

Cumbal	Dimension in MM			
Symbol	Min.	Max.		
Α	0.50	0.60		
A1	0.00	0.05		
A3	0.152	0.152		
b	0.15	0.25		
е	0.40BSC			
D	1.25	1.35		
E	1.95	2.05		
D1	0.75	0.85		
E1	0.95	1.05		
L	0.20	0.30		





ORDERING INFORMATION (GREEN PACKAGE)



PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.

LIFE SUPPORT POLICY: PhaseLink's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of PhaseLink Corporation.

Solder reflow profile available at www.phaselink.com/QA/solderingGreen.pdf