

PIC16CR7X Data Sheet

28/40-Pin, 8-Bit CMOS ROM Microcontrollers

© 2007 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



PIC16CR7X

28/40-Pin, 8-Bit CMOS ROM Microcontrollers

Devices Included in this Data Sheet:

- PIC16CR73PIC16CR74
- PIC16CR77

PIC16CR76

High-Performance RISC CPU:

- High-performance RISC CPU
- Only 35 single-word instructions to learn
- All single-cycle instructions except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC – 200 ns instruction cycle
- Up to 8K x 14 words of ROM Program Memory, Up to 368 x 8 bytes of Data Memory (RAM)
- Function compatible to the PIC16F73/74/76/77
- Pinout compatible to the PIC16F873/874/876/877
- Interrupt capability (up to 12 sources)
- Eight-level deep hardware stack
- Direct, Indirect and Relative Addressing modes
- Processor read access to program memory

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Power-Saving Sleep mode
- Selectable oscillator options

Peripheral Features:


- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 8-bit, up to 8-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI (Master mode) and I²C[™] (Slave)
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel <u>Slave Port</u> (P<u>SP</u>), 8-bits wide with external <u>RD</u>, <u>WR</u> and <u>CS</u> controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)

CMOS Technology:

- Low-power, high-speed CMOS ROM technology
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- High Sink/Source Current: 25 mA
- Industrial temperature range
- Low power consumption:
 - < 2 mA typical @ 5V, 4 MHz TBD
 - 20 μA typical @ 3V, 32 kHz TBD
 - <1 μ A typical standby current TBD

Device	Program	Data					SS	P		
	Memory (# Single Word Instructions)	SRAM (Bytes)	I/O	Interrupts	8-bit A/D (ch)	CCP (PWM)	SPI (Master)	SPI I ² C™ USART (Master) (Slave)	USART	Timers 8/16-bit
PIC16CR73	4096	192	22	11	5	2	Yes	Yes	Yes	2/1
PIC16CR74	4096	192	33	12	8	2	Yes	Yes	Yes	2/1
PIC16CR76	8192	368	22	11	5	2	Yes	Yes	Yes	2/1
PIC16CR77	8192	368	33	12	8	2	Yes	Yes	Yes	2/1

Pin Diagrams



Pin Diagrams (Continued)




Table of Contents

Device Overview	5
Aemory Organization	13
Reading Program Memory	
O Ports	31
imer0 Module	43
imer1 Module	47
imer2 Module	51
Capture/Compare/PWM Modules	53
Synchronous Serial Port (SSP) Module	59
Iniversal Synchronous Asynchronous Receiver Transmitter (USART)	69
nalog-to-Digital Converter (A/D) Module	83
Special Features of the CPU	89
nstruction Set Summary	. 105
Development Support	. 113
Electrical Characteristics	. 117
OC and AC Characteristics Graphs and Tables	. 139
Packaging Information	. 149
Appendix A: Revision History	
Appendix B: Device Differences	. 159
Appendix C: Conversion Considerations	
he Microchip Web Site	. 167
Customer Change Notification Service	
Customer Support	. 167
Reader Response	. 168
Product Identification System	. 169

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device specific information about the following devices:

- DSTEMP
- DSTEMP
- DSTEMP
- DSTEMP

PIC16CR73/76 devices are available only in 28-pin packages, while PIC16CR74/77 devices are available in 40-pin and 44-pin packages. All devices in the PIC16CR7X family share common architecture, with the following differences:

- The DSTEMP and DSTEMP have one-half of the total on-chip memory of the DSTEMP and DSTEMP
- The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5
- The 28-pin devices have 11 interrupts, while the 40/44-pin devices have 12
- The 28-pin devices have 5 A/D input channels, while the 40/44-pin devices have 8
- The Parallel Slave Port is implemented only on the 40/44-pin devices

The available features are summarized in Table 1-1. Block diagrams of the PIC16CR73/76 and PIC16CR74/77 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.


Additional information may be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

Key Features	PIC16CR73	PIC16CR74	PIC16CR76	PIC16CR77
Operating Frequency	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz	DC – 20 MHz
Resets (and Delays)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)
ROM Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	192	368	368
Interrupts	11	12	11	12
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3	3	3
Capture/Compare/PWM Modules	2	2	2	2
Serial Communications	SSP, USART	SSP, USART	SSP, USART	SSP, USART
Parallel Communications	—	PSP	_	PSP
8-bit Analog-to-Digital Module	5 Input Channels	8 Input Channels	5 Input Channels	8 Input Channels
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions
Packaging	28-pin DIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin TQFP	28-pin DIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin TQFP

TABLE 1-1:PIC16CR7X DEVICE FEATURES

PIC16CR7X










TABLE 1-2:PIC16CR73 AND PIC16CR76 PINOUT DESCRIPTION

Pin Name	PDIP SSOP SOIC Pin#	MLF Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN OSC1	9	6	I	ST/CMOS ⁽³⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS.
CLKIN			Ι		External clock source input. Always associated with pin function OSC1 (see OSC1/CLKIN, OSC2/CLKOUT pins).
OSC2/CLKOUT OSC2	10	7	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKOUT			0		In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR	1	26	Ι	ST	Master Clear (Reset) input. This pin is an active low Reset to the device.
					PORTA is a bidirectional I/O port.
RA0/AN0	2	27		TTL	
RA0			I/O		Digital I/O.
AN0			I		Analog input 0.
RA1/AN1	3	28		TTL	
RA1			I/O		Digital I/O.
AN1			I		Analog input 1.
RA2/AN2	4	1	1/0	TTL	
RA2 AN2			I/O		Digital I/O. Analog input 2.
RA3/AN3/VREF	5	2	1	TTL	Analog input 2.
RA3/AN3/VREF	5	2	I/O	116	Digital I/O.
AN3			1/C		Analog input 3.
VREF			I		A/D reference voltage input.
RA4/T0CKI	6	3		ST	
RA4			I/O		Digital I/O – Open drain when configured as output.
TOCKI			I		Timer0 external clock input.
RA5/AN4/SS	7	4		TTL	
RA5			I/O		Digital I/O.
AN4					Analog input 4.
SS					SPI slave select input.
					PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	21	18		TTL/ST ⁽¹⁾	
RB0			I/O		Digital I/O.
INT			I		External interrupt.
RB1	22	19	I/O	TTL	Digital I/O.
RB2	23	20	I/O	TTL	Digital I/O.
RB3	24	21	I/O	TTL	Digital I/O.
RB4	25	22	I/O	TTL	Digital I/O.
RB5	26	23	I/O	TTL	Digital I/O.
RB6	27	24	I/O	TTL	Digital I/O.
RB7	28	25	I/O	TTL	Digital I/O.
	1	1		1	

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.

D)

Pin Name	PDIP SSOP SOIC Pin#	MLF Pin#	I/O/P Type	Buffer Type	Description
					PORTC is a bidirectional I/O port.
RC0/T1OSO/T1CKI	11	8		ST	
RC0			I/O		Digital I/O.
T1OSO			0		Timer1 oscillator output.
T1CKI			I		Timer1 external clock input.
RC1/T1OSI/CCP2	12	9		ST	
RC1	. –	-	I/O		Digital I/O.
T1OSI			1		Timer1 oscillator input.
CCP2			I/O		Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1	13	10		ST	
RC2			I/O	0.	Digital I/O.
CCP1			I/O		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	11		ST	
RC3	17		I/O	01	Digital I/O.
SCK			1/O		Synchronous serial clock input/output for SPI mode.
SCL			I/O		Synchronous serial clock input/output for l^2C^{TM} mode.
RC4/SDI/SDA	15	12	., C	ST	
RC4	15	12	I/O	51	Digital I/O.
SDI			1/0 I		SPI data in.
SDA			I/O		$I^2 C^{TM}$ data I/O.
RC5/SDO	16	13	1, 0	ST	
RC5	10	15	I/O	51	Digital I/O.
SDO			0		SPI data out.
RC6/TX/CK	17	14	Ŭ	ST	
RC6	17	14	I/O	31	Digital I/O.
TX			0		USART asynchronous transmit.
CK			1/O		USART 1 synchronous clock.
RC7/RX/DT	18	15	"	ST	
RC7/RX/D1 RC7	10	10	I/O	31	Digital I/O.
RX			1		USART asynchronous receive.
DT			1/O		USART synchronous data.
Vss	8, 19	5, 16	.,,е Р		Ground reference for logic and I/O pins.
VDD	20	17	P		Positive supply for logic and I/O pins.
Legend: I = input		D = output		O = input/out	

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.

TABLE 1-3: PIC16CR74 AND PIC16CR77 PINOUT DESCRIPTION

PDIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
13	14	30	Ι	ST/CMOS ⁽⁴⁾	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise
			I		CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKIN, OSC2/CLKOUT pins).
14	15	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
			0		In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
1	2	18	I	ST	Master Clear (Reset) input. This pin is an active low Reset to the device.
					PORTA is a bidirectional I/O port.
2	3	19	I/O I	TTL	Digital I/O. Analog input 0.
3	4	20	I/O I	TTL	Digital I/O. Analog input 1.
4	5	21	I/O I	TTL	Digital I/O. Analog input 2.
5	6	22	I/O I I	TTL	Digital I/O. Analog input 3. A/D reference voltage input.
6	7	23	I/O I	ST	Digital I/O – Open drain when configured as output. Timer0 external clock input.
7	8	24	I/O I I	TTL	Digital I/O. Analog input 4. SPI slave select input.
	Pin# 13 14 1 2 3 4 5 6	Pin# Pin# 13 14 13 14 14 15 14 15 14 15 14 15 15 6 6 7	Pin# Pin# 13 14 30 13 14 30 14 30 14 15 31 14 15 31 14 15 31 1 2 18 2 3 19 3 4 20 4 5 21 5 6 22 6 7 23	Pin# Pin# Type 13 14 30 1 13 14 30 1 14 14 30 1 14 15 31 0 14 15 31 0 14 15 31 0 14 15 31 0 14 15 31 0 14 15 31 0 14 15 31 0 1 2 18 1 2 3 19 1/0 3 4 20 1/0 4 5 21 1/0 5 6 22 1/0 6 7 23 1/0 7 8 24 1/0	Pin# Pin# Type Type 13 14 30 1 ST/CMOS ⁽⁴⁾ 13 14 30 1 1 14 15 31 1 1 14 15 31 O 1 2 18 I ST 1 2 18 I ST 10 1 TTL I/O I 13 4 20 I TTL 1/O I TTL I/O I 1 5 6 22 I/O I 1 1 I ST I/O I

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	PDIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software
					(1)	programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	1/0	TTL/ST ⁽¹⁾	
RB0				I/O		Digital I/O.
INT	24	07	0	I I/O	TT 1	External interrupt.
RB1	34	37	9			Digital I/O.
RB2	35	38	10	I/O	TTL	Digital I/O.
RB3	36	39	11	I/O	TTL	Digital I/O.
RB4	37	41	14	I/O	TTL	Digital I/O.
RB5	38	42	15	I/O	TTL	Digital I/O.
RB6	39	43	16	I/O	TTL	Digital I/O.
RB7	40	44	17	I/O	TTL	Digital I/O.
						PORTC is a bidirectional I/O port.
RC0/T1OSO/	15	16	32		ST	
T1CKI				I/O		Digital I/O.
RC0				0		Timer1 oscillator output.
T1OSO				I		Timer1 external clock input.
T1CKI						
RC1/T1OSI/CCP2	16	18	35		ST	
RC1				I/O		Digital I/O.
T1OSI CCP2				I I/O		Timer1 oscillator input.
	47	10	00	1/0	07	Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2	17	19	36	I/O	ST	Digital I/O.
CCP1				1/O		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	1, 0	ST	
RC3	10	20	57	I/O	01	Digital I/O.
SCK				I/O		Synchronous serial clock input/output for SPI mode.
SCL				I/O		Synchronous serial clock input/output for I ² C [™] mode.
RC4/SDI/SDA	23	25	42		ST	
RC4				I/O		Digital I/O.
SDI				I		SPI data in.
SDA				I/O		I ² C™ data I/O.
RC5/SDO	24	26	43		ST	
RC5				I/O		Digital I/O.
SDO				0		SPI data out.
RC6/TX/CK	25	27	44		ST	
RC6				I/O		Digital I/O.
TX				0		USART asynchronous transmit.
CK				I/O	6-	USART 1 synchronous clock.
RC7/RX/DT	26	29	1	1/0	ST	Digital I/O
RC7 RX				I/O		Digital I/O.
DT				I I/O		USART asynchronous receive. USART synchronous data.
			1	ÿ		oor in a synonionous udia.

TABLE 1-3: PIC16CR74 AND PIC16CR77 PINOUT DESCRIPTION (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

Pin Name	PDIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTD is a bidirectional I/O port or parallel slave port
					(2)	when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38		ST/TTL ⁽³⁾	
RD0 PSP0				I/O I/O		Digital I/O. Parallel Slave Port data.
	20	00	20		ST/TTL ⁽³⁾	Paraller Slave Port data.
RD1/PSP1 RD1	20	22	39	I I/O	51/1124	Digital I/O.
PSP1				I/O		Parallel Slave Port data.
RD2/PSP2	21	23	40	1	ST/TTL ⁽³⁾	
RD2				I/O	0.,	Digital I/O.
PSP2				I/O		Parallel Slave Port data.
RD3/PSP3	22	24	41		ST/TTL ⁽³⁾	
RD3				I/O		Digital I/O.
PSP3				I/O	(2)	Parallel Slave Port data.
RD4/PSP4	27	30	2		ST/TTL ⁽³⁾	
RD4 PSP4				I/O I/O		Digital I/O. Parallel Slave Port data.
-	20	24	2	1/0	ST/TTL ⁽³⁾	Paraller Slave Port data.
RD5/PSP5 RD5	28	31	3	I/O	51/1124	Digital I/O.
PSP5				I/O		Parallel Slave Port data.
RD6/PSP6	29	32	4		ST/TTL ⁽³⁾	
RD6				I/O		Digital I/O.
PSP6				I/O		Parallel Slave Port data.
RD7/PSP7	30	33	5		ST/TTL ⁽³⁾	
RD7				I/O		Digital I/O.
PSP7	_			I/O		Parallel Slave Port data.
					(2)	PORTE is a bidirectional I/O port.
RE0/AN5/RD/	8	9	25		ST/TTL ⁽³⁾	
RE0 AN5				I/O I		Digital I/O. Analog input 5.
				1		Read control for parallel slave port .
RE1/AN6/WR/	9	10	26	-	ST/TTL ⁽³⁾	
RE1	°,			I/O	0.,	Digital I/O.
AN6				I		Analog input 6.
WR				I		Write control for parallel slave port .
RE2/AN7/CS	10	11	27		ST/TTL ⁽³⁾	
RE2				I/O		Digital I/O.
AN7 CS						Analog input 7. Chip Select control for parallel slave port .
Vss	12,31	13,34	6,29	P		Ground reference for logic and I/O pins.
VSS VDD	12,31	12,35	7,28	 Р		Positive supply for logic and I/O pins.
NC	11,52			Г		
		1,17, 28, 40	12,13, 33, 34			These pins are not internally connected. These pins should be left unconnected.

TABLE 1-3: PIC16CR74 AND PIC16CR77 PINOUT DESCRIPTION (CONTINUED)

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Verify mode.

3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PIC[®] MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The Program Memory can be read internally by user code (see Section 3.0 "Reading Program Memory").

Additional information on device memory may be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

2.1 Program Memory Organization

The PIC16CR7X devices have a 13-bit program counter capable of addressing an 8K word x 14-bit program memory space. The PIC16CR77/76 devices have 8K words of ROM program memory and the PIC16CR73/74 devices have 4K words. The program memory maps for PIC16CR7X devices are shown in Figure 2-1. Accessing a location above the physically implemented address will cause a wraparound.

The Reset vector is at 0000h and the interrupt vector is at 0004h.

2.2 Data Memory Organization

The Data Memory is partitioned into multiple banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits:

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank may be mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file (shown in Figure 2-2 and Figure 2-3) can be accessed either directly, or indirectly, through the File Select Register (FSR).




FIGURE 2-2: PIC16CR77/76 REGISTER FILE MAP

F	File \ddress	P	File Address		File Address		File Addres
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18Ch
PIR2	0Dh	PIE2	8Dh	PMADR	10Dh		18Dh
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18Eh
TMR1H	0Fh		8Fh	PMADRH	10Fh		18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	-	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General	117h	General	197h
RCSTA	18h	TXSTA	98h	Purpose Register	118h	Purpose Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah	,	11Ah	,	19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRES	1Eh		9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EFh
	7Fh	accesses 70h-7Fh	FOh FFh	accesses 70h-7Fh	170h 17Fh	accesses 70h-7Fh	1F0h
Bank 0		Bank 1		Bank 2		Bank 3	

Unimplemented data memory locations, read as '0'.

* Not a physical register.

Note 1: These registers are not implemented on 28-pin devices.

PIC16CR7X

	IDE		
IGU	JRE	= ∠-ວ.	

PIC16CR74/73 REGISTER FILE MAP

	File Address		File Address		File Address	A	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD ⁽¹⁾	08h	TRISD ⁽¹⁾	88h		108h		188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ał
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bł
PIR1	0Ch	PIE1	8Ch	PMDATA	10Ch	PMCON1	18Cł
PIR2	0Dh	PIE2	8Dh	PMADR	10Dh		18Dł
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18Eł
TMR1H	0Fh		8Fh	PMADRH	10Fh		18Fł
T1CON	10h		90h		110h		1901
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUF	13h	SSPADD	93h				
SSPCON	14h	SSPSTAT	94h				
CCPR1L	15h		95h				
CCPR1H	16h		96h				
CCP1CON	17h		97h				
RCSTA	18h	TXSTA	98h				
TXREG	19h	SPBRG	99h				
RCREG	1Ah		9Ah				
CCPR2L	1Bh		9Bh				
CCPR2H	1Ch		9Ch				
CCP2CON	1Dh		9Dh				
ADRES	1Eh		9Eh				
ADCON0	1Fh	ADCON1	9Fh				
	20h				120h		1A0ł
	2011		A0h				
General		General					
Purpose Register		Purpose Register		accesses		accesses	
96 Bytes		_		20h-7Fh		A0h-FFh	1EFł
SO DYIES		96 Bytes			16Fh 170h		1F0h
	7Fh		FFh		17Fh		1FFr
Bank 0		Bank 1		Bank 2		Bank 3	
* Not a phys	sical registe	memory location er. not implemented					

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
Bank 0											
00h ⁽⁴⁾	INDF	Addressing	g this locatio	n uses conte	ents of FSR to	address dat	a memory (r	not a physica	al register)	0000 0000	27, 96
01h	TMR0	Timer0 Mc	imer0 Module Register							XXXX XXXX	45, 96
02h ⁽⁴⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26, 96
03h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C ⁽²⁾	0001 1xxx	19, 96
04h ⁽⁴⁾	FSR	Indirect Da	ata Memory	Address Poir	nter					xxxx xxxx	27, 96
05h	PORTA		_	PORTA Dat	a Latch when	written: POF	RTA pins wh	en read		0x 0000	32, 96
06h	PORTB	PORTB D	ata Latch wh	en written: P	ORTB pins w	/hen read				xxxx xxxx	34, 96
07h	PORTC	PORTC D	ata Latch wh	en written: P	ORTC pins v	vhen read				XXXX XXXX	35, 96
08h (5)	PORTD	PORTD D	ata Latch wh	en written: F	ORTD pins v	vhen read				xxxx xxxx	36, 96
09h (5)	PORTE	_	_	_		_	RE2	RE1	RE0	xxx	39, 96
0Ah ^(1,4)	PCLATH	_	— — Write Buffer for the upper 5 bits of the Program Counter							0 0000	26, 96
0Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21, 96
0Ch	PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	23, 96
0Dh	PIR2	_		_	_	_	_	_	CCP2IF	0	24, 96
0Eh	TMR1L	Holding Re	egister for th	e Least Sign	ificant Byte of	f the 16-bit TM	MR1 Registe	er		xxxx xxxx	50, 96
0Fh	TMR1H	Holding Re	egister for the	e Most Signi	ficant Byte of	the 16-bit TN	IR1 Registe	r		XXXX XXXX	50, 96
10h	T1CON	_		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	47, 96
11h	TMR2	Timer2 Mc	dule Registe	er						0000 0000	52, 96
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 96
13h	SSPBUF	Synchrono	ous Serial Po	ort Receive B	uffer/Transmi	it Register				xxxx xxxx	64, 68, 96
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	61, 96
15h	CCPR1L	Capture/C	ompare/PWI	M Register 1	(LSB)					xxxx xxxx	56, 96
16h	CCPR1H	Capture/C	ompare/PWI	M Register 1	(MSB)	T	1	r		xxxx xxxx	56, 96
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	54, 96
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	70, 96
19h	TXREG	USART Tr	ansmit Data	Register						0000 0000	75, 96
1Ah	RCREG	USART Re	eceive Data	Register						0000 0000	77, 96
1Bh	CCPR2L	Capture/C	ompare/PWI	M Register 2	(LSB)					xxxx xxxx	58, 96
1Ch	CCPR2H	Capture/C	ompare/PWI	M Register 2	(MSB)	1	1	1	I	xxxx xxxx	58, 96
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	54, 96
1Eh	ADRES	A/D Resul	t Register By	/te	T	1	1		1	xxxx xxxx	88, 96
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	—	ADON	0000 00-0	83, 96

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: This bit always reads as a '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
Bank 1											
80h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address dat	a memory (r	not a physica	al register)	0000 0000	27, 96
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	20, 44, 96
82h ⁽⁴⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26, 96
83h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	C ⁽²⁾	0001 1xxx	19, 96
84h ⁽⁴⁾	FSR	Indirect da	ata memory a	ddress poin	ter					xxxx xxxx	27, 96
85h	TRISA		_	PORTA Dat	a Direction Re	egister				11 1111	32, 96
86h	TRISB	PORTB D	ata Direction			•				1111 1111	34, 96
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	35, 96
88h (5)	TRISD	PORTD D	ata Direction	Register						1111 1111	36, 96
89h (5)	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ORTE Data Direction Bits			38, 96
8Ah ^(1,4)	PCLATH	_	—	—	Write Buffer f	or the upper	5 bits of the Program Counter			0 0000	26, 96
8Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21, 96
8Ch	PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	22, 97
8Dh	PIE2	_	—	—	_		_	—	CCP2IE	0	24, 97
8Eh	PCON	_	_	_	_	_	_	POR	BOR	dd	22, 97
8Fh	_	Unimplem	ented							_	_
90h	_	Unimplem	ented							_	_
91h	—	Unimplem	ented							_	_
92h	PR2	Timer2 Mo	odule Period	Register						1111 1111	52, 97
93h	SSPADD	Synchrono	ous Serial Po	ort (l ² C™ mo	de) Address F	Register				0000 0000	68, 97
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	60, 97
95h	—	Unimplem	ented							_	—
96h	—	Unimplem	ented							_	_
97h	—	Unimplem	ented							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	69, 97
99h	SPBRG	Baud Rate	e Generator I	Register						0000 0000	71, 97
9Ah	—	Unimplem	ented							_	
9Bh	_	Unimplem	ented							_	
9Ch	—	Unimplem	ented							_	
9Dh	—	Unimplem	ented							_	
9Eh	_	Unimplem	ented							_	
9Fh	ADCON1	_	_	_	_	_	PCFG2	PCFG1	PCFG0	000	84, 97

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (C	CONTINUED)
---	------------

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: This bit always reads as a '1'.

TABLE 2-1 :	SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
--------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
Bank 2											
100h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address data	a memory (r	not a physica	al register)	0000 0000	27, 96
101h	TMR0	Timer0 Mo	dule Registe	er						xxxx xxxx	45, 96
102h ⁽⁴⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26, 96
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0 TO PD Z DC C						0001 1xxx	19, 96
104h ⁽⁴⁾	FSR	Indirect Da	ndirect Data Memory Address Pointer							xxxx xxxx	27, 96
105h	_	Unimplem	ented							_	
106h	PORTB	PORTB D	ata Latch wh	en written: F	ORTB pins w	hen read				xxxx xxxx	34, 96
107h	_	Unimplem	ented							_	—
108h	_	Unimplem	ented								
109h	—	Unimplem	ented							_	
10Ah ^(1,4)	PCLATH	_		_	Write Buffer for the upper 5 bits of the Program Counter					0 0000	26, 96
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21, 96
10Ch	PMDATA	Data Register Low Byte							xxxx xxxx	29, 97	
10Dh	PMADR	Address Register Low Byte						xxxx xxxx	29, 97		
10Eh	PMDATH	— — Data Register High Byte						xxxx xxxx	29, 97		
10Fh	PMADRH	_	Address Register High Byte					xxxx xxxx	29, 97		
Bank 3											
180h ⁽⁴⁾	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address data	a memory (r	not a physica	al register)	0000 0000	27, 96
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	20, 44, 96
182h ⁽⁴⁾	PCL	Program C	Counter (PC)	Least Signif	icant Byte					0000 0000	26, 96
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19, 96
184h ⁽⁴⁾	FSR	Indirect Da	ata Memory /	Address Poir	nter					xxxx xxxx	27, 96
185h	_	Unimplem	ented							_	
186h	TRISB	PORTB D	ata Direction	Register						1111 1111	34, 96
187h	_	Unimplem	ented							_	—
188h	—	Unimplem	ented							_	
189h	_	Unimplemented						_	—		
18Ah ^(1,4)	PCLATH	_	_	_	Write Buffer	for the upper	5 bits of the	Program Co	ounter	0 0000	26, 96
18Bh ⁽⁴⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	21, 96
18Ch	PMCON1	(6)	—	—	—	_	_	—	RD	10	29, 97
18Dh	—	Unimplem	ented			1				_	
18Eh	_	•	maintain clea	ar						0000 0000	
18Fh	_	Reserved	maintain clea	ar						0000 0000	

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other (non Power-up) Resets include external Reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

6: This bit always reads as a '1'.

2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions not affecting any Status bits, see the "Instruction Set Summary."

Note 1: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the <u>SUBLW</u> and <u>SUBWF</u> instructions for examples.

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x					
IRP	RP1	RP0	ТО	PD	Z	DC	С					
bit 7							bit (
Legend:	11.14		•.									
R = Reada		W = Writable k	Dit	-	mented bit, rea							
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN					
bit 7	IRP: Registe	r Bank Select bi	t (used for in	direct addressi	ng)							
	-	3 (100h-1FFh)	,		0,							
	0 = Bank 0 , 7	1 (00h-FFh)										
bit 6-5	RP1:RP0 : R	egister Bank Sel	ect bits (use	d for direct add	ressing)							
	11 = Bank 3	(180h-1FFh)										
		(100h-17Fh)										
		01 = Bank 1 (80h-FFh)										
		00 = Bank 0 (00h-7Fh) Each bank is 128 bytes										
bit 4	TO: Time-ou	,										
	1 = After pov	ver-up, CLRWDT	instruction o	r SLEEP instruc	tion							
		ime-out occurred										
bit 3	PD: Power-d	lown bit										
	1 = After pov	ver-up or by the	CLRWDT inst	ruction								
	0 = By execu	ution of the SLEE	P instruction	1								
bit 2	z: Zero bit											
		It of an arithmet										
		It of an arithmeti	•									
bit 1	•	ry/borrow bit (AI				ns)						
	•	out from the 4th I			curred							
	-	-out from the 4th										
bit 0	•	row bit (ADDWF,										
		out from the Mos -out from the Mo										
Note:	For borrow, the p second operand. of the source regi	For rotate (RRF,										

REGISTER 2-1: STATUS: (ADDRESS 03h, 83h, 103h, 183h)

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG: (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	RBPU: PORTB Pull-up Enable bit
	1 = PORTB pull-ups are disabled
	0 = PORTB pull-ups are enabled by individual PORT latch values
bit 6	INTEDG: Interrupt Edge Select bit
	 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin
bit 5	TOCS: TMR0 Clock Source Select bit
	1 = Transition on RA4/T0CKI pin
	0 = Internal instruction cycle clock (CLKOUT)
bit 4	T0SE: TMR0 Source Edge Select bit
	1 = Increment on high-to-low transition on RA4/T0CKI pin
	0 = Increment on low-to-high transition on RA4/T0CKI pin
bit 3	PSA: Prescaler Assignment bit
	1 = Prescaler is assigned to the WDT
	0 = Prescaler is assigned to the Timer0 module
bit 2-0	PS2:PS0: Prescaler Rate Select bits
	Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1 : 256	1 : 128

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts. Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit
	1 = Enables all unmasked peripheral interrupts0 = Disables all peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 interrupt0 = Disables the TMR0 interrupt
bit 4	INTE: RB0/INT External Interrupt Enable bit
	1 = Enables the RB0/INT external interrupt0 = Disables the RB0/INT external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	1 = TMR0 register has overflowed (must be cleared in software)0 = TMR0 register did not overflow
bit 1	INTF: RB0/INT External Interrupt Flag bit
	1 = The RB0/INT external interrupt occurred (must be cleared in software)0 = The RB0/INT external interrupt did not occur
bit 0	RBIF : RB Port Change Interrupt Flag bit A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.
	 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

PIC16CR7X

2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bi	t W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at PO	R '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	PSPIE ⁽¹⁾ : Parallel Slave Port Read/V	Vrite Interrupt Enable bit	
	 Enables the PSP read/write inter D = Disables the PSP read/write inter 	•	
bit 6	ADIE: A/D Converter Interrupt Enable	e bit	
	 Enables the A/D converter interrupt D = Disables the A/D converter interrupt 	1	
	RCIE: USART Receive Interrupt Ena		
	 Enables the USART receive inter D = Disables the USART receive inter 	1	
bit 4	FXIE: USART Transmit Interrupt Ena	ible bit	
	 Enables the USART transmit inter D = Disables the USART transmit inter 	•	
bit 3	SSPIE: Synchronous Serial Port Inte	rrupt Enable bit	
	 Enables the SSP interrupt D = Disables the SSP interrupt 		
bit 2	CCP1IE: CCP1 Interrupt Enable bit		
	 Enables the CCP1 interrupt D = Disables the CCP1 interrupt 		
bit 1	FMR2IE: TMR2 to PR2 Match Interru	upt Enable bit	
	 Enables the TMR2 to PR2 match D = Disables the TMR2 to PR2 match 		
bit 0	TMR1IE: TMR1 Overflow Interrupt E	nable bit	
	 Enables the TMR1 overflow inter D = Disables the TMR1 overflow inter 	•	
	E is recorded on 28 pin devices: alw	eve meintein this hit deen	

Note 1: PSPIE is reserved on 28-pin devices; always maintain this bit clear.

2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>). User soft-
	ware should ensure the appropriate interrupt
	bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	
-n = Value at POR	c '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	PSPIF⁽¹⁾: Parallel Slave Port Read/Write 1 = A read or a write operation has taken 0 = No read or write has occurred		re)
	ADIF : A/D Converter Interrupt Flag bit 1 = An A/D conversion is completed (mu 0 = The A/D conversion is not complete	ist be cleared in software)	
	RCIF : USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty		
	TXIF : USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty 0 = The USART transmit buffer is full		
	SSPIF: Synchronous Serial Port (SSP) I 1 = The SSP interrupt condition has occreturning from the Interrupt Service SPI A transmission/reception has taken I ² C Slave A transmission/reception has taken I ² C Master A transmission/reception has taken I ² C Master A transmission/reception has taken The initiated Start condition was con The initiated Restart condition was con The initiated Restart condition was A Start condition occurred while the A Stop condition occurred while the 0 = No SSP interrupt condition has occ	curred, and must be cleared in sof Routine. The conditions that will s place. place. mpleted by the SSP module. mpleted by the SSP module. completed by the SSP module. n was completed by the SSP module. SSP module was Idle (multi-mast SSP module was Idle (multi-mast	set this bit are: ule. ier system).
	CCP1IF: CCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 register capture occurred (r 0 = No TMR1 register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occ 0 = No TMR1 register compare match occ <u>PWM mode:</u> Unused in this mode	curred (must be cleared in software	e)
	TMR2IF : TMR2 to PR2 Match Interrupt F 1 = TMR2 to PR2 match occurred (must 0 = No TMR2 to PR2 match occurred	5	
	TMR1IF : TMR1 Overflow Interrupt Flag I 1 = TMR1 register overflowed (must be 0 0 = TMR1 register did not overflow		

PIC16CR7X

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt.

REGISTER 2-6: PIE2: (ADDRESS 8Dh)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	_	—	—	—	CCP2IE
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1	Unimplemented: Read as '0'
---------	----------------------------

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enables the CCP2 interrupt

0 = Disables the CCP2 interrupt

2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt.

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit, GIE (INTCON<7>). User soft-
	ware should ensure the appropriate inter-
	rupt flag bits are clear prior to enabling an
	interrupt.

REGISTER 2-7: PIR2: (ADDRESS 0Dh)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
							CCP2IF
bit 7							bit 0

Ν

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 Unimplemented: Read as '0'

bit 0	CCP2IF: CCP2 Interrupt Flag bit
	Capture mode:
	1 = A TMR1 register capture occurred (must be cleared in software)
	0 = No TMR1 register capture occurred
	Compare mode:
	1 = A TMR1 register compare match occurred (must be cleared in software)
	0 = No TMR1 register compare match occurred
	PWM mode:
	Unused

2.2.2.8 PCON Register

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

Note:	BOR is unknown on POR. It must be set by
	the user and checked on subsequent
	Resets to see if BOR is clear, indicating a
	brown-out has occurred. The BOR Status
	bit is not predictable if the brown-out circuit
	is disabled (by clearing the BOREN bit in
	the Configuration Word).

REGISTER 2-8: PCON: (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-1
—	—	—	—	—	_	POR	BOR
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
	1 = No Brown-out Reset occurred
	0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-1 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-4: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the Application Note, *"Implementing a Table Read"* (AN556).

2.3.2 STACK

The PIC16CR7X family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

2.4 Program Memory Paging

PIC16CR7X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is popped off the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the RETURN instructions (which POPs the address from the stack).

Note:	The o	contents	of	the	PCLATH	l are
	unchar	nged afte	rа	RETU	RN OF RE	STFIE
	instruct	tion is e	xecu	ted.	The user	must
	setup	the PCL/	ATH	for a	iny subse	equent
	CALLS	or GOTOS	5.			

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG	0x500	
	BCF	PCLATH,4	
	BSF	PCLATH,3	;Select page 1
			;(800h-FFFh)
	CALL	SUB1_P1	;Call subroutine in
	:		;page 1 (800h-FFFh)
	:		
	ORG	0x900	;page 1 (800h-FFFh)
SUB1_P1			
	:		;called subroutine
	:		;page 1 (800h-FFFh)
	:		
RETURN			<pre>;return to Call ;subroutine in page 0 ;(000h-7FFh)</pre>

2.5 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register (FSR). Reading the INDF register itself indirectly (FSR = 0) will read 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-2.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

EXAM	PLE 2-2:	INC	DIRECT ADDRESSING
	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR,F	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTIN	IUE		
:			;yes continue

FIGURE 2-5: DIRECT/INDIRECT ADDRESSING



PIC16CR7X

NOTES:

3.0 READING PROGRAM MEMORY

The ROM Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory. These registers are:

- PMCON1
- PMDATA
- PMDATH
- PMADR
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATA registers form a two-byte word, which holds the 14-bit data for reads. The PMADRH:PMADR registers form a two-byte word, which holds the 13-bit address of the ROM location being accessed. These devices can have up to 8K words of program ROM, with an address range from 0h to 3FFFh. The unused upper bits in both the PMDATH and PMADRH registers are not implemented and read as '0's.

3.1 PMADR

The address registers can address up to a maximum of 8K words of program ROM.

When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADR register. The upper MSb's of PMADRH must always be clear.

3.2 PMCON1 Register

PMCON1 is the control register for memory accesses.

The control bit RD initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the read operation.

REGISTER 3-1: PMCON1: (ADDRESS 18Ch)

R-1	U-0	U-0	U-0	U-x	U-0	U-0	R/S-0
reserved	—	—	—	—	—	—	RD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Reserved: Read as '1'
-------	-----------------------

bit 6-1 **Unimplemented**: Read as '0'

bit 0 **RD**: Read Control bit

1 = Initiates a ROM read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = ROM read completed

3.3 Reading the ROM Program Memory

A program memory location may be read by writing two bytes of the address to the PMADR and PMADRH registers and then setting control bit RD (PMCON1<0>). Once the read control bit is set, the microcontroller will use the next two instruction cycles to read the data. The data is available in the PMDATA and PMDATH registers after the second NOP instruction. Therefore, it can be read as two bytes in the following instructions. The PMDATA and PMDATH registers will hold this value until the next read operation.

3.4 Operation During Code-Protect

ROM program memory has its own code-protect mechanism. External Read operations by programmers are disabled if this mechanism is enabled.

The microcontroller can read and execute instructions out of the internal ROM program memory, regardless of the state of the code-protect Configuration bits.

	BSF	STATUS, RP1	;
	BCF	STATUS, RP0	; Bank 2
	MOVF	ADDRH, W	;
	MOVWF	PMADRH	; MSByte of Program Address to read
	MOVF	ADDRL, W	;
	MOVWF	PMADR	; LSByte of Program Address to read
	BSF	STATUS, RP0	; Bank 3 Required
Required Sequence	BSF NOP NOP	PMCON1, RD	; ROM Read Sequence ; memory is read in the next two cycles after BSF PMCON1,RD ;
	BCF	STATUS, RPO	; Bank 2
	MOVF	PMDATA, W	; W = LSByte of Program PMDATA
	MOVF	PMDATH, W	; W = MSByte of Program PMDATA

EXAMPLE 3-1: ROM PROGRAM READ

TABLE 3-1: REGISTERS ASSOCIATED WITH PROGRAM ROM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
10Dh	PMADR	Address F	Register Lo	ow Byte	xxxx xxxx	uuuu uuuu					
10Fh	PMADRH	_	_	_	Address F	xxxx xxxx	uuuu uuuu				
10Ch	PMDATA	Data Reg	Data Register Low Byte								uuuu uuuu
10Eh	PMDATH	_		Data Reg	ister High	xxxx xxxx	uuuu uuuu				
18Ch	PMCON1	_(1)			_	_	_	_	RD	10	10

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented read as '0'. Shaded cells are not used during ROM access.

Note 1: This bit always reads as a '1'.

4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impendance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the PORT data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, these pins are
	configured as analog inputs and read as
	ʻ0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set, when using them as analog inputs.

EXAMPLE 4-1: II	NITIALIZING PORTA
-----------------	-------------------

BCF BCF CLRF	STATUS, STATUS, PORTA		; ; Bank0 ; Initialize PORTA by ; clearing output ; data latches
BSF MOVLW MOVWF MOVLW	STATUS, 0x06 ADCON1 0xCF	RPO	; Select Bank 1 ; Configure all pins ; as digital inputs ; Value used to ; initialize data ; direction
MOVWF	TRISA		; Set RA<3:0> as inputs ; RA<5:4> as outputs ; TRISA<7:6>are always ; read as `0'.

FIGURE 4-1:

BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS




FIGURE 4-2:

BLOCK DIAGRAM OF RA4/T0CKI PIN




TABLE 4-1:PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2	bit 2	TTL	Input/output or analog input.
RA3/AN3/VREF	bit 3	TTL	Input/output or analog input or VREF.
RA4/T0CKI	bit 4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/AN4/SS	bit 5	TTL	Input/output or slave select input for synchronous serial port or analog input.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	_	_	PORTA Data Direction Register						11 1111	11 1111
9Fh	ADCON1		—		—		PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.


Note: When using the SSP module in SPI Slave mode and \overline{SS} enabled, the A/D converter must be set to one of the following modes where PCFG2:PCFG0 = 100, 101, 11x.

4.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impendance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.





Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.


This interrupt on mismatch feature, together with software configureable pull-ups on these four pins, allow easy interface to a keypad and make it possible for wake-up on key depression. Refer to the Embedded Control Handbook, "*Implementing Wake-up on Key Stroke*" (AN552).

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

RB0/INT is discussed in detail in **Section 12.11.1 "INT Interrupt"**.



BLOCK DIAGRAM OF RB7:RB4 PINS



Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit 1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit 2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit 3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit 4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit 5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit 6	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB7	bit 7	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.

TABLE 4-3: PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

TABLE 4-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h, 186h	TRISB	PORTB [PORTB Data Direction Register					1111 1111	1111 1111		
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

4.3 PORTC and the TRISC Register


PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impendance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings, and to **Section 13.1 "READ-MOD-IFY-WRITE OPERATIONS"** for additional information on read-modify-write operations.

FIGURE 4-5:

PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit 1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.
RC2/CCP1	bit 2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and $I^2C^{\mbox{\tiny TM}}$ modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I ² C [™] mode).
RC5/SDO	bit 5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin or USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	bit 7	ST	Input/output port pin or USART Asynchronous Receive or Synchronous Data.

TABLE 4-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC	Data Dire	ection Re	egister					1111 1111	1111 1111

Legend: x = unknown, u = unchanged


4.4 PORTD and TRISD Registers

This section is not applicable to the PIC16CR73 or PIC16CR76.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configureable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 4-6: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



Name	Bit#	Buffer Type	Function	
RD0/PSP0	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 0	
RD1/PSP1	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 1	
RD2/PSP2	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 2	
RD3/PSP3	bit 3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 3	
RD4/PSP4	bit 4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 4	
RD5/PSP5	bit 5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 5	
RD6/PSP6	bit 6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit 6	
RD7/PSP7	bit 7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit	

TABLE 4-7:PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-8:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTD
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORT	PORTD Data Direction Register 1111 1111 1111 1111								
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ata Directio	on bits	0000 -111	0000 -111
Logondu			unahan	and -	unimplomonto	d rood a	ha 'a' Shad	od oollo or	o pot upod		

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

4.5 PORTE and TRISE Register

This section is not applicable to the PIC16CR73 or PIC16CR76.

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configureable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.

Register 4-1 shows the TRISE register, which also controls the Parallel Slave Port operation.


PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

FIGURE 4-7:

PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1							
IBF	OBF	IBOV	PSPMODE	—	Bit 2	Bit 1	Bit 0							
bit 7							bit							
Legend:														
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'								
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unkr	nown							
bit 7	Parallel SI	<u>ave Port Status</u>	Control bits:											
	IBF: Input I	Buffer Full Status	s bit											
		has been receiv		ng to be read l	by the CPU									
		0 = No word has been received												
bit 6	•	OBF : Output Buffer Full Status bit												
		 1 = The output buffer still holds a previously written word 0 = The output buffer has been read 												
bit 5		IBOV : Input Buffer Overflow Detect bit (in Microprocessor mode)												
	1 = A write occurred when a previously input word has not been read													
	(must be cleared in software)													
		rflow occurred												
bit 4	PSPMODE: Parallel Slave Port Mode Select bit													
	1 = Parallel Slave Port mode 0 = General Purpose I/O mode													
bit 3		ented: Read as												
bit 2	-	ta Direction bit												
	Bit 2 : Direction Control bit for pin RE2/CS/AN7													
	1 = Input													
	0 = Output													
bit 1	Bit 1: Direc	Bit 1: Direction Control bit for pin RE1/WR/AN6												
	1 = Input													
L:4 0	0 = Output			/ A N I 🖛										
bit 0		ction Control bit f	or pin REU/RD/	ANS										
	1 = Input 0 = Output													

REGISTER 4-1: TRISE: (ADDRESS 89h)

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input. For RD (PSP mode): 1 = Idle 0 = Read operation. Contents of PORTD register output to PORTD I/O pins (if chip selected).
RE1/WR/AN6	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input. For WR (PSP mode): 1 = Idle 0 = Write operation. Value of PORTD I/O pins latched into PORTD register (if chip selected).
RE2/CS/AN7	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or Chip Select control input in Parallel Slave Port mode or analog input. For CS (PSP mode): 1 = Device is not selected 0 = Device is selected

TABLE 4-9: PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------------	--

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
09h	PORTE	_	_		—		RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Directi	on bits	0000 -111	0000 -111
9Fh	ADCON1		—	_	_		PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, – = unimplemented, read as '0'. Shaded cells are not used by PORTE.

4.6 Parallel Slave Port

The Parallel Slave Port (PSP) is not implemented on the PIC16CR73 or PIC16CR76.

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by an external system using the read control input pin RE0/RD, the write control input pin RE1/WR, and the Chip Select control input pin RE2/ CS.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (i.e., set). The A/D port Configuration bits PCFG3:PCFG0 (ADCON1<3:0>) must be set to configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data output (external reads) and one for data input (external writes). The firmware writes 8-bit data to the PORTD output data latch and reads data from the PORTD input data latch (note that they have the same address). In this mode, the TRISD register is ignored, since the external device is controlling the direction of data flow.

An external write to the PSP occurs when the \overline{CS} and \overline{WR} lines are both detected low. Firmware can read the actual data on the PORTD pins during this time. When either the \overline{CS} or \overline{WR} lines become high (level triggered), the data on the PORTD pins is latched, and the Input Buffer Full (IBF) status flag bit (TRISE<7>) and interrupt flag bit PSPIF (PIR1<7>) are set on the Q4 clock cycle, following the next Q2 cycle to signal the write is complete (Figure 4-9). Firmware clears the IBF flag by reading the latched PORTD data and clears the PSPIF bit.

The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if an external write to the PSP occurs while the IBF flag is set from a previous external write. The previous PORTD data is overwritten with the new data. IBOV is cleared by reading PORTD and clearing IBOV.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are detected low. The data in the PORTD output latch is output to the PORTD pins. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 4-10), indicating that the PORTD latch is being read, or has been read by the external bus. If firmware writes new data to the output latch during this time, it is immediately output to the PORTD pins, but OBF will remain cleared.


When either the \overline{CS} or \overline{RD} pins are detected high, the PORTD outputs are disabled, and the interrupt flag bit PSPIF is set on the Q4 clock cycle following the next Q2 cycle, indicating that the read is complete. OBF remains low until firmware writes new data to PORTD.

When not in PSP mode, the IBF and OBF bits are held clear. Flag bit IBOV remains unchanged. The PSPIF bit must be cleared by the user in firmware; the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 4-8:

BLOCK DIAGRAM (PARALLEL SLAVE PORT)

PORTD AND PORTE






FIGURE 4-10: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 4-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
08h	PORTD	PORT data	a latch	when wr	itten: Port pir	is when r	ead			xxxx xxxx	uuuu uuuu
09h	PORTE	—	—	_	_	—	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	Data Direct	tion Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1						PCFG2	PCFG1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.**Note 1:**Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

NOTES:

5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Timer0 operation is controlled through the OPTION_REG register (Register 5-1 on the following page). Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2 "Using Timer0 with an External Clock".

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 5.3** "**Prescaler**" details the operation of the prescaler.

5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine, before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep, since the timer is shut-off during Sleep.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0 MODULE AND PRESCALER



5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and

REGISTER 5-1: OPTION REG:

bit 7

bit 7

bit 6

bit 5

bit 4

R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU TOCS T0SE PS2 INTEDG PSA PS1 PS0 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown RBPU: PORTB Pull-up Enable bit (see Section 2.2.2.2 "OPTION_REG Register") INTEDG: Interrupt Edge Select bit (see Section 2.2.2. "OPTION_REG Register") TOCS: TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKOUT) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin

- bit 3 PSA: Prescaler Assignment bit
 - 1 = Prescaler is assigned to the WDT
 - 0 = Prescaler is assigned to the Timer0 module
- bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1 : 128	1:64
111	1 : 256	1 : 128

Note: To avoid an unintended device Reset, the instruction sequences shown in Example 5-1 and Example 5-2 must be executed when changing the prescaler assignment between Timer0 and the WDT. This sequence must be followed even if the WDT is disabled.

Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

There is only one prescaler available on the microcontroller; it is shared exclusively between the Timer0 module and the Watchdog Timer. The usage of the prescaler is also mutually exclusive: that is, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio. Examples of code for assigning the prescaler assignment are shown in Example 5-1 and Example 5-2. Note that when the prescaler is being assigned to the WDT with ratios other than 1:1, lines 2 and 3 (high-lighted) are optional. If a prescale ratio of 1:1 is used, however, these lines must be used to set a temporary

value. The final 1:1 value is then set in lines 10 and 11 (highlighted). (Line numbers are included in the example for illustrative purposes only, and are not part of the actual code.)

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

EXAMPLE 5-1: CHANGING THE PRESCALER ASSIGNMENT FROM TIMER0 TO WDT

1)	BSF	STATUS, RPO	;	Bank1
2)	MOVLW	b'xx0x0xxx'	;	Select clock source and prescale value of
3)	MOVWF	OPTION_REG	;	other than 1:1
4)	BCF	STATUS, RPO	;	Bank0
5)	CLRF	TMR0	;	Clear TMR0 and prescaler
6)	BSF	STATUS, RP1	;	Bank1
7)	MOVLW	b'xxxx1xxx'	;	Select WDT, do not change prescale value
8)	MOVWF	OPTION_REG		
9)	CLRWDT		;	Clears WDT and prescaler
10)	MOVLW	b'xxxx1xxx'	;	Select new prescale value and WDT
11)	MOVWF	OPTION_REG		
12)	BCF	STATUS, RPO	;	Bank0

EXAMPLE 5-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		;	Clear WDT and prescaler
BSF	STATUS, RPO	;	Bank1
MOVLW	b'xxxx0xxx'	;	Select TMR0, new prescale
MOVWF	OPTION_REG	;	value and clock source
BCF	STATUS, RPO	;	Bank0

TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Module Register							xxxx xxxx	uuuu uuuu	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by either of the two CCP modules as the special event trigger (see Sections 8.1 and 8.2). Register 6-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

U-0	U-0 U-0 R/W-0 — — T1CKP		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—			T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 6-1: T1CON: TIMER1 CONTROL (ADDRESS 10h)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value 00 = 1:1 Prescale value
h it 0	
bit 3	T1OSCEN : Timer1 Oscillator Enable Control bit 1 = Oscillator is enabled
	 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)
bit 2	TISYNC : Timer1 External Clock Input Synchronization Control bit
DIT Z	$\underline{\text{TMR1CS}} = 1$:
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input
	<u>TMR1CS = 0:</u>
	This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
bit 1	TMR1CS: Timer1 Clock Source Select bit
	1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)
	0 = Internal clock (Fosc/4)
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1


6.1 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

6.2 Timer1 Counter Operation


Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.



6.3 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, when bit T1OSCEN is cleared.



In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.




FIGURE 6-2: TIMER1 BLOCK DIAGRAM

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1 "Reading and writing Timer1 in asynchronous counter mode").

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example code provided in Example 6-1 and Example 6-2 demonstrates how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 6-1: WRITING A 16-BIT FREE-RUNNING TIMER

; All	interrupts	are	e disabled
CLRF	TMR1L	;	Clear Low byte, Ensures no rollover into TMR1H
MOVLW	HI_BYTE	;	Value to load into TMR1H
MOVWF	TMR1H, F	;	Write High byte
MOVLW	LO_BYTE	;	Value to load into TMR1L
MOVWF	TMR1H, F	;	Write Low byte
; Re-e	enable the I	Inte	errupt (if required)
CONTIN	IUE	;	Continue with your code

EXAMPLE 6-2: READING A 16-BIT FREE-RUNNING TIMER

; All in	nterrupts	are	disabled
MOVF	TMR1H, W	;	Read high byte
MOVWF	TMPH		
MOVF	TMR1L, W	;	Read low byte
MOVWF	TMPL		
MOVF	TMR1H, W	;	Read high byte
SUBWF	TMPH, W	;	Sub 1st read with 2nd read
BTFSC	STATUS,Z	;	Is result = 0
GOTO	CONTINUE	;	Good 16-bit read
; TMR1L	may have	rol	led over between the read of the high and low bytes.
; Readin	ng the hig	ſh a	nd low bytes now will read a good value.
MOVF	TMR1H, W	;	Read high byte
MOVWF	TMPH		
MOVF	TMR1L, W	;	Read low byte
MOVWF	TMPL	;	Re-enable the Interrupt (if required)
CONTINU	Ε	;	Continue with your code

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

6.6 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1
	and CCP2 modules will not set interrupt
	flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode, to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register for Timer1.

6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other Reset, except by the CCP1 and CCP2 special event triggers.

TABLE 6-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

	Frequency	Capacitors Used:				
Osc Type	Frequency	OSC1	OSC2			
LP	32 kHz	47 pF	47 pF			
	100 kHz	33 pF	33 pF			
	200 kHz	15 pF	15 pF			
A 1						

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

e notes (below) table for additional information.

	Commonly Used Crystals:								
32.768 kHz	Epson C-001R32.768K-A								
100 kHz	Epson C-2 100.00 KC-P								
200 kHz	STD XTL 200.000 kHz								
0	ligher capacitance increases the stability f the oscillator, but also increases the tart-up time.								
c tł a	ince each resonator/crystal has its own haracteristics, the user should consult he resonator/crystal manufacturer for ppropriate values of external compo- ents.								

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding Reg	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding Reg	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx xxxx	uuuu uuuu
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device Reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate shift clock.





			•		-		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-3	TOUTPS3:TO	DUTPS0: Timer	2 Output Pos	tscale Select b	its		
	0000 = 1:1 P	ostscale					
	0001 = 1:2 P						
	0010 = 1:3 P	ostscale					
	•						
	•						
	1111 = 1:16	Postscale					
bit 2	TMR2ON: Tir	ner2 On bit					
	1 = Timer2 is	on					
	0 = Timer2 is	off					
bit 1-0	bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits						
00 = Prescaler is 1							
	01 = Prescale						
	1x = Prescale	er is 16					

REGISTER 7-1: T2CON: TIMER2 CONTROL (ADDRESS 12h)

TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 Mc	imer2 Module Register							0000 0000	0000 0000
12h	T2CON	_	- TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0							-000 0000	-000 0000
92h	PR2	PR2 Timer2 Period Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

8.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

8.2 CCP2 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match; it will clear both TMR1H and TMR1L registers, and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023) and in Application Note AN594, "*Using the CCP Modules*" (DS00594).

TABLE 8-1:CCP MODE – TIMER
RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

CCPx Mode	CCPy Mode	Interaction				
Capture	Capture	Same TMR1 time base.				
Capture	Compare	ame TMR1 time base.				
Compare	Compare	Same TMR1 time base.				
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt). The rising edges are aligned.				
PWM	Capture	None.				
PWM	Compare	None.				

TABLE 8-2: INTERACTION OF TWO CCP MODULES

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 7-6 Unimplemented: Read as '0'											
bit 5-4 CCPxX:CCPxY: PWM Least Significant			t Significant b	its							
	Capture mode	<u>ə:</u>									

REGISTER 8-1: CCP1CON/CCP2CON: (ADDRESS 17h/1Dh)

bit 5-4	CCPxX:CCPxY: PWM Least Significant bits
	Capture mode:
	Unused
	Compare mode:
	Unused
	PWM mode:
	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.
bit 3-0	CCPxM3:CCPxM0: CCPx Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCPx module)
	0100 = Capture mode, every falling edge
	0101 = Capture mode, every rising edge
	0110 = Capture mode, every 4th rising edge
	And a Construction of the second ACthe size in a data

- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (CCPxIF bit is set)
- 1001 = Compare mode, clear output on match (CCPxIF bit is set)
- 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)
- 1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 clears Timer1; CCP2 clears Timer1 and starts an A/D conversion (if A/D module is enabled)
- 11xx = PWM mode

8.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following and is configured by CCPxCON<3:0>:

- · Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

8.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an
	output, a write to the port can cause a
	capture condition.

FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



8.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

8.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

8.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS


CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value

8.4 Compare Mode


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.



COMPARE MODE OPERATION BLOCK DIAGRAM



Special Event Trigger will:

- clear TMR1H and TMR1L registers
- NOT set interrupt flag bit TMR1F (PIR1<0>)
- (for CCP2 only) set the GO/DONE bit (ADCON0<2>)

8.4.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force
	the RC2/CCP1 compare output latch to
	the default low level. This is not the
	PORTC I/O data latch.

8.4.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

8.4.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCP1IF or CCP2IF bit is set, causing a CCP interrupt (if enabled).

8.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	—		_	—	—	—	—	CCP2IF	0	0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	—		_	—	—	—	—	CCP2IE	0	0
87h	TRISC	PORTC D	ata Direc	tion Regist	er					1111 1111	1111 1111
0Eh	TMR1L	Holding R	egister fo	or the Least	Significant	Byte of the 1	6-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding R	egister fo	or the Most	Significant I	Byte of the 16	6-bit TMR1	Register		xxxx xxxx	uuuu uuuu
10h	T1CON	—		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
15h	CCPR1L	Capture/C	ompare/	PWM Regis	ster 1 (LSB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/C	ompare/	PWM Regis	ster 1 (MSB)				xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh	CCPR2L	Capture/C	Capture/Compare/PWM Register 2 (LSB)							xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/C	ompare/	PWM Regis	ster 2 (MSB)				xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

TABLE 8-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Legend:x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.Note1:The PSP is not implemented on the PIC16CR73/76; always maintain these bits clear.

8.5 PWM Mode (PWM)

FIGURE 8-3:

In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.


Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 8.5.3** "**SetUp for PWM Operation**".

SIMPLIFIED PWM BLOCK

	D	DIAGRAM
Duty Cycle Reg	isters	CCP1CON<5:4>
CCPR1L		\leftarrow
	(1) Clear CCP1 latch	is concatenated with the 2-bit inter-
	ime base	e 2 bits of the prescaler to create the

A PWM output (Figure 8-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).



8.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = $[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$

(TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

8.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

	0,
Resolutio	$\operatorname{pn} = \frac{\log\left(\frac{\operatorname{Fosc}}{\operatorname{FpWM}}\right)}{\log(2)} \text{ bits}$
Note:	If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

Note: The Timer2 postscaler (see Section 8.3 "Capture Mode") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

8.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 8-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on)R,)R	all o	e on other sets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	—	_	_	_	—	—	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	—	_	_	_	—	—	_	CCP2IE		0		0
87h	TRISC	PORTC D	PORTC Data Direction Register									1111	1111
11h	TMR2	Timer2 M	odule Regi	ster						0000	0000	0000	0000
92h	PR2	Timer2 M	odule Peric	d Register						1111	1111	1111	1111
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/P	WM Regist	er 1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/P	WM Regist	er 1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)									xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/C	Compare/P	WM Regist	er 2 (MSB)					xxxx	xxxx	uuuu	uuuu
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

 $\label{eq:logend: Legend: Legend: u = unchanged, - = unimplemented, read as `0'. Shaded cells are not used by PWM and Timer2.$

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

9.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

9.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I^2C^{TM} Multi-Master Environment" (DS00578).

9.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) RA5/SS/AN4

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)


R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
SMP	CKE	D/A	Р	S	R/W	UA	BF					
bit 7		•					bit (
Legend:												
R = Readable bi	it	W = Writable bit		U = Unimplem	ented bit, read a	s '0'						
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn					
	SMP: SPI Data Input Sample Phase bit											
bit 7	SMP: SPI Data Input Sample Phase bit SPI Master mode:											
		sampled at end of	data output t	ime								
		sampled at middle			e)							
	<u>SPI Slave mod</u>											
		cleared when SPI	is used in Sla	ve mode								
	I ² C mode: This bit must be	e maintained clear										
bit 6		k Edge Select bit			qure 0.4							
Dit O	SPI mode, CKF		(Figure 9-2, F	igure 9-3, and Fig	guie 9-4)							
		<u> </u>	ge of SCK (N	licrowire alternate	e)							
	0 = Data transr	mitted on falling ed	ge of SCK									
		PI mode. CKP = 1 :										
		 = Data transmitted on falling edge of SCK (Microwire default) = Data transmitted on rising edge of SCK 										
	I ² C mode:											
		e maintained clear	r									
bit 5	D/A: Data/Addr	D/A : Data/Address bit (I ² C™ mode only)										
	1 = Indicates that the last byte received or transmitted was data											
1-11-A	0 = Indicates that the last byte received or transmitted was address											
bit 4	P : Stop bit (I ² C [™] mode only) This bit is cleared when the SSP module is disabled, or when the Start bit is detected last.											
	SSPEN is cleared.											
	1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)											
	•	s not detected las	t									
bit 3	S: Start bit (I ² C™ mode only)											
	This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last. SSPEN is cleared.											
		nat a Start bit has l	been detecte	d last (this bit is '	on Reset)							
		is not detected las										
bit 2	R/W : Read/Wri	te bit Information	(I ² C™ mode	only)								
				the last address r	match. This bit is	only valid from the	address match					
		rt bit, Stop bit, or A	CK bit.									
	1 = Read 0 = Write											
bit 1		ldress bit (10-bit I ²	C™ mode or	nlv)								
	•	nat the user needs		• /	SSPADD register							
		bes not need to be			0							
bit 0	BF: Buffer Full	Status bit										
		ind I ² C modes):										
		mplete, SSPBUF										
		ot complete, SSPB	UF is empty									
			IE ic full									
	$\frac{\text{Transmit (I}^2\text{C n}}{1 = \text{Transmit in}}$		JF is full									

REGISTER 9-1: SSPSTAT: SYNC SERIAL PORT STATUS (ADDRESS 94h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0						
bit 7							bit C						
Legend:					ented bit, read as								
R = Readable bi		W = Writable bit											
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn						
L:+ 7		Alliaian Dataat ki											
bit 7	WCOL : Write Collision Detect bit 1 = The SSPBUF register is written while it is still transmitting the previous word												
	(must be cleared in software)												
	0 = No collision												
bit 6		ve Overflow Indica	ator bit										
	In SPI mode:												
	1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user												
	must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In												
	Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.												
	0 = No overflow												
	In I ² C mode:												
		 A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode. 											
	0 = No overflow												
bit 5	SSPEN: Synchronous Serial Port Enable bit												
	In SPI mode:												
	 1 = Enables serial port and configures SCK, SDO and SDI as serial port pins 0 = Disables serial port and configures these pins as I/O port pins 												
	In I ² C mode:	and port and com	iguies mese p		115								
		e serial port and c	onfigures the	SDA and SCL pi	ns as serial port p	ins							
		erial port and conf											
L:+ 4			iese pins must	be properly con	figured as input o	r output.							
bit 4	CKP: Clock Polarity Select bit In SPI mode:												
	1 = Idle state for clock is a high level (Microwire default)												
	0 = Idle state for clock is a low level (Microwire alternate)												
	In I ² C mode: SCK release control												
	1 = Enable clock												
	0 = Holds clock	low (clock stretc	h). (Used to er	nsure data setup	time.)								
bit 3-0		0: Synchronous S		le Select bits									
		ster mode, clock											
		ister mode, clock											
	0011 = SPI Ma	ster mode, clock	= TMR2 o <u>utp</u> u										
		ave mode, clock =			ed. led. <u>SS</u> can be us	ad as 1/0 sis							
		Slave mode, clock =		pin control disabi	ieu. 55 can be us	eu as i/O pin.							
	0111 = I ² C™ S	Slave mode, 10-bi	t address										
		Firmware Controlle			interrupts enable	d							
					it interrupts enable								

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL (ADDRESS 14h)

FIGURE 9-1: SSP BLOCK DIAGRAM (SPI MODE)




To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set and ADCON must be configured such that RA5 is a digital I/O


Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.


- **2:** If the SPI is used in Slave mode with CKE = '1', then the \overline{SS} pin control must be enabled.
- 3: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = '0100'), the state of the \overline{SS} pin can affect the state read back from the TRISC<5> bit. The Peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<5> bit (see Section 4.3 "PORTC and the TRISC Register" for information on PORTC). If Read-Modify-Write instructions, such as BSF are performed on the TRISC register while the \overline{SS} pin is high, this will cause the TRISC<5> bit to be set, thus disabling the SDO output.











Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PC BC	DR,	all o	e on other sets
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
87h	TRISC	PORTC Da	ta Directio	on Registe	er					1111	1111	1111	1111
13h	SSPBUF	Synchrono	us Serial I	Port Recei	ve Buff	er/Transm	nit Registe	r		xxxx	xxxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
85h	TRISA	_	_	PORTA Data Direction Register						11	1111	11	1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000

Legend:x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.Note1:Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

DS21993C-page 64


9.3 SSP I²C[™] Operation

The SSP module in l^2C mode fully implements all slave functions except general call support, and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/ SCK/SCL pin, which is the clock (SCL), and the RC4/ SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 9-5: SSP BLOCK DIAGRAM (I²C™ MODE)



The SSP module has five registers for $\mathsf{I}^2\mathsf{C}$ operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address), with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Start and Stop bit interrupts enabled to support Firmware Master mode, Slave is Idle

Selection of any I^2C mode with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I^2C module.

Additional information on SSP I²C operation can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

9.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. They include (either or both):

- a) The Buffer Full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirements of the SSP module, are shown in timing parameter #100 and parameter #101.

9.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 9-7). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 9-2:	DATA TRANSFER RECEIVED BYTE ACTIONS

	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV		Pulse	if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

9.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no Acknowledge (\overrightarrow{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to the user's firmware.


An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 9-6:	I [∠] C [™] WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)
	ing Address RW=0 Receiving Data ACK Receiving Data ACK A4\A3\A2\A1\ ACK/D7\D6\D5\D4\D3\D2\D1\D0\ D7\D6\D5\D4\D3\D2\D1\D0\ 1 1 1 4_5_6_7_8_9_1_2_3_4_5_6_7_8_3_3_3_3_3_3_3_3_3_3_3_3_3\
SSPOV (SSPCON<6>)	Bit SSPOV is set because the SSPBUF register is still full.

9.3.1.3 Transmission

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 9-7). An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP.



9.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011), or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

9.3.3 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions, allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I^2C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

	ABLE 3-3. REGISTERS ASSOCIATED WITH C OPERATION												
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets		
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u		
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000		
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000		
13h	SSPBUF	Synchrono	us Serial	Port Rece	eive Buff	er/Transn	nit Registe	er		xxxx xxxx	uuuu uuuu		
93h	SSPADD	Synchrono	us Serial	Port (I ² C ¹	™ mode)	Address	Register			0000 0000	0000 0000		
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000		
94h	SSPSTAT	SMP ⁽²⁾	CKE ⁽²⁾	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000		
87h	87h TRISC PORTC Data Direction Register									1111 1111	1111 1111		

TABLE 9-3: REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: $x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in <math>l^2C^{TM}$ mode.

Note 1: PSPIF and PSPIE are reserved on the PIC16CR73/76; always maintain these bits clear.

2: Maintain these bits clear in I²C mode.

10.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/ RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

REGISTER 10-1: TXSTA: TRANSMIT STATUS AND CONTROL (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
bit 7							bit (
Legend: R = Readab	le hit	W = Writable	hit	II – Unimple	emented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		$0^{\circ} = \text{Bit is cl}$		x = Bit is unki	nown
				0 = Dit 13 01	carca		
bit 7	CSRC: Cloc	k Source Select	bit				
	<u>Asynchrono</u> Don't care	<u>us mode:</u>					
	<u>Synchronou</u>						
		mode (clock gen ode (clock from		•)		
bit 6		ransmit Enable b		/			
		9-bit transmissio 8-bit transmissio					
bit 5		smit Enable bit	// 1				
	1 = Transmi	t enabled					
	0 = Transm i						
		SREN/CREN ov		in Sync mode	Ð		
bit 4	1 = Synchro	RT Mode Select	t bit				
		onous mode					
bit 3	Unimpleme	nted: Read as '	0'				
bit 2	BRGH: High	n Baud Rate Sel	ect bit				
	<u>Asynchrono</u>						
	1 = High spe 0 = Low spe						
	Synchronou						
	Unused in th	nis mode					
bit 1		smit Shift Regist	er Status bit				
	1 = TSR em 0 = TSR full						
bit 0		it of Transmit Da	ata				
	Can be parit	ty bit					

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D
bit 7							bit
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7				RX/DT and RC	6/TX/CK pins a	s serial port pin	s)
bit 6	RX9 : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception						
bit 5	SREN: Single Receive Enable bit <u>Asynchronous mode:</u> Don't care <u>Synchronous mode – Master:</u>						
	 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. 						
	<u>Synchronous mode – Slave:</u> Don't care						
bit 4	CREN: Continuous Receive Enable bit						
	<u>Asynchronous mode:</u> 1 = Enables continuous receive 0 = Disables continuous receive						
	<u>Synchronous mode:</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive						
bit 3	Unimplemented: Read as '0'						
bit 2	FERR : Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receive next valid byte) 0 = No framing error						
bit 1	OERR : Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error						
bit 0	RX9D: 9th bit of Received Data Can be parity bit (parity to be calculated by firmware)						

REGISTER 10-2: RCSTA: RECEIVE STATUS AND CONTROL (ADDRESS 18h)

10.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined. It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud Ra	ate Gene	erator Re		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

		Fosc = 20 M	Hz		Fosc = 16 M	Hz		Fosc = 10 M	Hz
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)
1200	1,221	1.73%	255	1,202	0.16%	207	1,202	0.16%	129
2400	2,404	0.16%	129	2,404	0.16%	103	2,404	0.16%	64
9600	9,470	-1.36%	32	9,615	0.16%	25	9,766	1.73%	15
19,200	19,531	1.73%	15	19,231	0.16%	12	19,531	1.73%	7
38,400	39,063	1.73%	7	35,714	-6.99%	6	39,063	1.73%	3
57,600	62,500	8.51%	4	62,500	8.51%	3	52,083	-9.58%	2
76,800	78,125	1.73%	3	83,333	8.51%	2	78,125	1.73%	1
96,000	104,167	8.51%	2	83,333	-13.19%	2	78,125	-18.62%	1
115,200	104,167	-9.58%	2	125,000	8.51%	1	78,125	-32.18%	1
250,000	312,500	25.00%	0	250,000	0.00%	0	156,250	-37.50%	0

TABLE 10-3:BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

		Fosc = 4 MI	Hz		Fosc = 3.6864	MHz	Fosc = 3.579545 MHz			
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	
300	300	0.16%	207	300	0.00%	191	301	0.23%	185	
1200	1,202	0.16%	51	1,200	0.00%	47	1,190	-0.83%	46	
2400	2,404	0.16%	25	2,400	0.00%	23	2,432	1.32%	22	
9600	8,929	-6.99%	6	9,600	0.00%	5	9,322	-2.90%	5	
19,200	20,833	8.51%	2	19,200	0.00%	2	18,643	-2.90%	2	
38,400	31,250	-18.62%	1	28,800	-25.00%	1	27,965	-27.17%	1	
57,600	62,500	8.51%	0	57,600	0.00%	0	55,930	-2.90%	0	
76,800	62,500	-18.62%	0	—	_	_	—	_	_	

TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

		Fosc = 20 MI	Hz		Fosc = 16 M	Hz		Fosc = 10 MI	Hz
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)
2400	_	_	_	_	_	_	2,441	1.73%	255
9600	9,615	0.16%	129	9,615	0.16%	103	9,615	0.16%	64
19,200	19,231	0.16%	64	19,231	0.16%	51	18,939	-1.36%	32
38,400	37,879	-1.36%	32	38,462	0.16%	25	39,063	1.73%	15
57,600	56,818	-1.36%	21	58,824	2.12%	16	56,818	-1.36%	10
76,800	78,125	1.73%	15	76,923	0.16%	12	78,125	1.73%	7
96,000	96,154	0.16%	12	100,000	4.17%	9	89,286	-6.99%	6
115,200	113,636	-1.36%	10	111,111	-3.55%	8	125,000	8.51%	4
250,000	250,000	0.00%	4	250,000	0.00%	3	208,333	-16.67%	2
300,000	312,500	4.17%	3	333,333	11.11%	2	312,500	4.17%	1

DAUD		Fosc = 4 MH	Iz	F	osc = 3.6864	MHz	Fosc = 3.579545 MHz			
BAUD RATE (K)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	
1200	1,202	0.16%	207	1,200	0.00%	191	1,203	0.23%	185	
2400	2,404	0.16%	103	2,400	0.00%	95	2,406	0.23%	92	
9600	9,615	0.16%	25	9,600	0.00%	23	9,727	1.32%	22	
19,200	19,231	0.16%	12	19,200	0.00%	11	18,643	-2.90%	11	
38,400	35,714	-6.99%	6	38,400	0.00%	5	37,287	-2.90%	5	
57,600	62,500	8.51%	3	57,600	0.00%	3	55,930	-2.90%	3	
76,800	83,333	8.51%	2	76,800	0.00%	2	74,574	-2.90%	2	
96,000	83,333	-13.19%	2	115,200	20.00%	1	111,861	16.52%	1	
115,200	125,000	8.51%	1	115,200	0.00%	1	111,861	-2.90%	1	
250,000	250,000	0.00%	0	230,400	-7.84%	0	223,722	-10.51%	0	

10.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one Start bit, eight or nine data bits, and one Stop bit). The most common data format is 8bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during Sleep.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

10.2.1 USART ASYNCHRONOUS TRANSMITTER


The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data by firmware. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register, the TXREG register is empty. One instruction cycle later, flag bit TXIF (PIR1<4>) and flag bit TRMT (TXSTA<1>) are set. The TXIF interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read-only bit, which is set one instruction cycle after the TSR register becomes empty, and is cleared one instruction cycle after the TSR register is loaded. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 10-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 10-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to high-impendance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

FIGURE 10-1: USART TRANSMIT BLOCK DIAGRAM




Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

FIGURE 10-2: ASYNCHRONOUS MASTER TRANSMISSION








 TABLE 10-5:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit Da	ata Registe	ər					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generate	or Registe		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

10.2.2 USART ASYNCHRONOUS RECEIVER


The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate, or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).


The heart of the receiver is the Receive (serial) Shift Register (RSR). After sampling the Stop bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the Stop bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in

the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received, therefore, it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a Stop bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register <u>before</u> reading RCREG register, in order not to lose the old FERR and RX9D information.









Steps to follow when setting up an Asynchronous Reception:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.

- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

TABLE 10-6: REGISTERS ASSOCIATED WITH ASTNCHRONOUS RECEPTION	TABLE 10-6:	REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
--	-------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	ceive Regi	ster		-				0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76 devices; always maintain these bits clear.

10.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a readonly bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 10-6). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 10-7). This is advantageous when slow baud rates are selected, since the BRG is kept in Reset when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to highimpendance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a high-impendance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediately switch from High-Impendance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register (if the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the "present" value of bit TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.




FIGURE 10-6: SYNCHRONOUS TRANSMISSION

FIGURE 10-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 10-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit Da	ata Registe	er					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat	or Registe		0000 0000	0000 0000				

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76 devices; always maintain these bits clear.

10.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read-only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a twodeep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1 "USART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.




FIGURE 10-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Da	ta Registe	r					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76 devices; always maintain these bits clear.

10.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit when the master device drives the CK line.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit D	ata Regist	er					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76 devices; always maintain these bits clear.

10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- 9. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	x000 000x	0000 000x
1Ah	RCREG	USART R	eceive D	ata Regist	er					0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Genera	ator Registe	er					0000 0000	0000 0000

TABLE 10-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76 devices, always maintain these bits clear.

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The 8-bit Analog-to-Digital (A/D) converter module has five inputs for the PIC16CR73/76 and eight for the PIC16CR74/77.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD), or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has three registers. These registers are:

- A/D Result Register ((ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 ((ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023) and in Application Note AN546, "*Using The Analog-to-Digital Converter*" (DS00546).

-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is t			own		
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
Legend:									
bit 7							bit 0		
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0		

bit 7-6	ADCS1:ADCS0: A/D Conversion Clock Select bits
	00 = Fosc/2
	01 = Fosc/8
	10 = Fosc/32 11 = Frc (clock derived from the internal A/D module RC oscillator)
bit 5-3	CHS2:CHS0: Analog Channel Select bits
	000 = Channel 0 (RA0/AN0)
	001 = Channel 1 (RA1/AN1)
	010 = Channel 2 (RA2/AN2) 011 = Channel 3 (RA3/AN3)
	100 = Channel 4 (RA5/AN4)
	$101 = \text{Channel 5 (RE0/AN5)}^{(1)}$
	$110 = \text{Channel 6 (RE1/AN6)}^{(1)}$
	111 = Channel 7 (RE2/AN7) ⁽¹⁾
bit 2	GO/DONE: A/D Conversion Status bit
	<u>If ADON = 1:</u>
	1 = A/D conversion in progress (setting this bit starts the A/D conversion)
	 a =A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)
bit 1	Unimplemented: Read as '0'
bit 0	ADON: A/D On bit
	1 = A/D converter module is operating
	0 = A/D converter module is shut-off and consumes no operating current
	Note: A/D channels 5, 6 and 7 are implemented on the PIC16CR74/77 only.

REGISTER 11-1: ADCON0: (ADDRESS 1Fh)

REGISTER 11-2: ADCON1: (ADDRESS 1Fh)

U-0 U-0 U-0 U-0 R/W-0 R/W-0 - - - - PCFG2 PCFG1 PCFG0 bit 7 - - bit 7 - bit 7 - - - - - - bit 7 - </th <th>Lanandi</th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>	Lanandi							
<u> </u>								
	bit 7							bit 0
U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0	—			—		PCFG2	PCFG1	PCFG0
	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3 Unimplemented: Read as '0'

bit 2-0 PCFG2:PCFG0: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 ⁽¹⁾	RE1 ⁽¹⁾	RE2 ⁽¹⁾	VREF
000	Α	Α	Α	Α	Α	Α	Α	Α	Vdd
001	Α	А	Α	Α	VREF	Α	Α	А	RA3
010	Α	А	Α	А	А	D	D	D	Vdd
011	Α	А	Α	Α	Vref	D	D	D	RA3
100	А	А	D	D	А	D	D	D	Vdd
101	Α	Α	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	D	D	Vdd

A = Analog input

D = Digital I/O

Note 1: RE0, RE1 and RE2 are implemented on the PIC16CR74/77 only.

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure the A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - Set GIE bit
- 3. Select an A/D input channel (ADCON0).

- 4. Wait for at least an appropriate acquisition period.
- 5. Start conversion:• Set GO/DONE bit (ADCON0)
- 6. Wait for the A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (interrupts disabled)

OR

- Waiting for the A/D interrupt
- 7. Read A/D Result register (ADRES) and clear bit ADIF if required.
- 8. For next conversion, go to step 3 or step 4, as required.




FIGURE 11-1: A/D BLOCK DIAGRAM

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 10 k Ω . After the analog input channel is selected (changed), the acquisition period must pass before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023). In general, however, given a maximum source impedance of 10 k Ω and at a temperature of 100°C, TACQ will be no more than 16 µsec.




TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Cloc	AD Clock Source (TAD)						
Operation	ADCS1:ADCS0	Max.					
2Tosc	0.0	1.25 MHz					
8Tosc	01	5 MHz					
32Tosc	10	20 MHz					
RC ^(1, 2, 3)	11	(Note 1)					

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LC), please refer to the Electrical Specifications section.

11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2 Tosc (Fosc/2)
- 8 Tosc (Fosc/8)
- 32 Tosc (Fosc/32)
- Internal RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than $1.6 \,\mu$ s.

11.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input, but not as an analog input, may cause the digital input buffer to consume current that is out of the device's specification.

11.4 A/D Conversions

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

Setting the GO/DONE bit begins an A/D conversion. When the conversion completes, the 8-bit result is placed in the ADRES register, the GO/DONE bit is cleared, and the ADIF flag (PIR<6>) is set.

If both the A/D interrupt bit ADIE (PIE1<6>) and the peripheral interrupt enable bit PEIE (INTCON<6>) are set, the device will wake from Sleep whenever ADIF is set by hardware. In addition, an interrupt will also occur if the Global Interrupt bit GIE (INTCON<7>) is set.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be changed and the ADIF flag will not be set.

After the GO/DONE bit is cleared at either the end of a conversion, or by firmware, another conversion can be initiated by setting the GO/DONE bit. Users must still take into account the appropriate acquisition time for the application.

11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and an appropriate acquisition time should pass before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BC	R,	all o	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_		—	_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_		—			_	_	CCP2IE		0		0
1Eh	ADRES	A/D Resu	It Registe	er Byte						xxxx	xxxx	uuuu	uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	0 0 - 0	0000	00-0
9Fh	ADCON1	_			_		PCFG2	PCFG1	PCFG0		-000		-000
05h	PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	0x	0000	0u	0000
85h	TRISA	—	—	PORTA I	ORTA Data Direction Register				11	1111	11	1111	
09h	PORTE ⁽²⁾	_	_	_	_	_	RE2	RE1	RE0		-xxx		-uuu
89h	TRISE ⁽²⁾	IBF	OBF	IBOV	PSPMODE		PORTE Data Direction Bits		0000	-111	0000	-111	

TABLE 11-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16CR73/76; always maintain these bits clear.

2: These registers are reserved on the PIC16CR73/76.

12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming[™]

These devices have a Watchdog Timer, which can be enabled or disabled, using a Configuration bit. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes, and is enabled or disabled, using a Configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low-current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

12.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space, which can be accessed only during programming.

REGISTER 12-1:	CONFIGURATION WORD:	(ADDRESS 2007h ⁽¹⁾)

U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	—	—	—	_	—		
bit 13		·		•		bit		
R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
BOREN	—	CP0	PWRTEN	WDTEN	FOSC1	FOSC0		
bit 6						bit		
Legend:								
R = Readable	bit	W = Writable bi	t	U = Unimpleme	ented bit, read a	s '0'		
-n = Value at P	POR	'1' = Bit is set		ʻ0' = Bit is clear	ed	x = Bit is unknown		
bit 13-7	Unimplemente	ed: Read as '1'						
bit 6	BOREN: Brown 1 = BOR enable 0 = BOR disable		e bit					
bit 5	Unimplemente	ed: Read as '1'						
bit 4	1 = Code prote	ogram Memory Co ection off / locations code pr						
bit 3	PWRTEN : Pow 1 = PWRT disa 0 = PWRT ena		le bit					
bit 2	WDTEN: Watchdog Timer Enable bit 1 = WDT enabled							
bit 1-0	0 = WDT disabled FOSC1:FOSC0 : Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator							

Note 1: The erased (unprogrammed) value of the Configuration Word is 3FFFh.

12.2 Oscillator Configurations

12.2.1 OSCILLATOR TYPES

The PIC16CR7X can be operated in four different oscillator modes. The user can program two Configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low-Power Crystal
- XT Crystal/Resonator
- HS High-Speed Crystal/Resonator
- RC Resistor/Capacitor

12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-1). The PIC16CR7X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS mode, the device can accept an external clock source to drive the OSC1/CLKIN pin (Figure 12-2). See Figure 15-1 or Figure 15-2 (depending on the part number and VDD range) for valid external clock frequencies.

FIGURE 12-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)




FIGURE 12-2:

EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




TABLE 12-1: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:									
Mode Freq. OSC1 OSC									
XT	455 kHz	56 pF	56 pF						
	2.0 MHz	47 pF	47 pF						
	4.0 MHz	33 pF	33 pF						
HS	8.0 MHz	27 pF	27 pF						
	16.0 MHz	22 pF	22 pF						

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes at the bottom of page 92 for additional information.

	Resonators Used:
455 kHz	Panasonic EFO-A455K04B
2.0 MHz	Murata Erie CSA2.00MG
4.0 MHz	Murata Erie CSA4.00MG
8.0 MHz	Murata Erie CSA8.00MT
16.0 MHz	Murata Erie CSA16.00MX

TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal Freg.	Typical Capacitor Values Tested:			
	rieq.	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


	Crystals Used:
32 kHz	Epson C-001R32.768K-A
200 kHz	STD XTL 200.000KHz
1 MHz	ECS ECS-10-13-1
4 MHz	ECS ECS-40-20-1
8 MHz	EPSON CA-301 8.000M-C
20 MHz	EPSON CA-301 20.000M-C

- **Note 1:** Higher capacitance increases the stability of oscillator, but also increases the start-up time.
 - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

12.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 12-3 shows how the R/C combination is connected to the PIC16CR7X.

FIGURE 12-3: RC OSCILLATOR MODE



12.3 Reset


The PIC16CR7X differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset (during normal operation)
- WDT Wake-up (during Sleep)
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep, and Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 12-4. These bits are used in software to determine the nature of the Reset. See Table 12-6 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 12-4.

FIGURE 12-4: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




12.4 MCLR

PIC16CR7X devices have a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the $\overline{\text{MCLR}}$ pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both $\overline{\text{MCLR}}$ Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the $\overline{\text{MCLR}}$ pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-5, is suggested.

FIGURE 12-5: RECOMMENDED MCLR CIRCUIT



12.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the $\overline{\text{MCLR}}$ pin to VDD as described in **Section 12.4 "MCLR**". A maximum rise time for VDD is specified. See the Electrical Specifications for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*" (DS00607).

12.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A Configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip, due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

12.7 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset, or wake-up from Sleep.

12.8 Brown-out Reset (BOR)

The Configuration bit, BODEN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter D005, about 4V) for longer than TBOR (parameter #35, about 100 μ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in Reset for TPWRT (parameter #33, about 72 mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR, with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT Configuration bit.

12.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR Reset occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16CR7X device operating in parallel.

Table 12-5 shows the Reset conditions for the STATUS, PCON and PC registers, while Table 12-6 shows the Reset conditions for all the registers.

12.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, $\overline{\text{BOR}}$. Bit $\overline{\text{BOR}}$ is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

TABLE 12-3: TIVIE-OUT IN VARIOUS SITUATIONS	TABLE 12-3:	TIME-OUT IN VARIOUS SITUATIONS
---	-------------	--------------------------------

bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is \overrightarrow{POR} (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

Ossillator Configuration	Power	-up	Drown out	Wake-up from
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	Sleep
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc
RC	72 ms	—	72 ms	—

TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE

POR (PCON<1>)	BOR (PCON<0>)	TO (STATUS<4>)	PD (STATUS<3>)	Significance
0	x	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	х	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 ⁽¹⁾	uuul 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

Register	Devices				Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF	73	74	76	77	N/A	N/A	N/A
TMR0	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	73	74	76	77	0000h	0000h	PC + 1 ⁽²⁾
STATUS	73	74	76	77	0001 1xxx	000q quuu (3)	uuuq quuu (3)
FSR	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTA	73	74	76	77	0x 0000	0u 0000	uu uuuu
PORTB	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTC	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
PORTD	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	73	74	76	77	xxx	uuu	uuu
PCLATH	73	74	76	77	0 0000	0 0000	u uuuu
INTCON	73	74	76	77	0000 000x	0000 000u	uuuu uuuu (1)
PIR1	73	74	76	77	r000 0000	r000 0000	ruuu uuuu (1)
	73	74	76	77	0000 0000	0000 0000	սսսս սսսս(1)
PIR2	73	74	76	77	0	0	u(1)
TMR1L	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	73	74	76	77	00 0000	uu uuuu	uu uuuu
TMR2	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
T2CON	73	74	76	77	-000 0000	-000 0000	-uuu uuuu
SSPBUF	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
SSPCON	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
CCPR1L	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR1H	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP1CON	73	74	76	77	00 0000	00 0000	uu uuuu
RCSTA	73	74	76	77	0000 -00x	0000 -00x	uuuu -uuu
TXREG	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
RCREG	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
CCPR2L	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCPR2H	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP2CON	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
ADRES	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
ADCON0	73	74	76	77	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISA	73	74	76	77	11 1111	11 1111	uu uuuu
TRISB	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISC	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISD	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISE	73	74	76	77	0000 -111	0000 -111	uuuu -uuu

TABLE 12-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 3: See Table 12-5 for Reset value for specific condition.

Register	Devices		Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt		
PIE1	73 74 76 77		r000 0000	r000 0000	ruuu uuuu		
	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
PIE2	73	74	76	77	0	0	u
PCON	73	74	76	77	dd	uu	uu
PR2	73	74	76	77	1111 1111	1111 1111	1111 1111
SSPSTAT	73	74	76	77	00 0000	00 0000	uu uuuu
SSPADD	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
TXSTA	73	74	76	77	0000 -010	0000 -010	uuuu -uuu
SPBRG	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
ADCON1	73	74	76	77	000	000	uuu
PMDATA	73	74	76	77	0 0000	0 0000	u uuuu
PMADR	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMDATH	73	74	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
PMADRH	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMCON1	73	74	76	77	1 0	10	1u
							1 11.0

TABLE 12-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)


Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 12-5 for Reset value for specific condition.

FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD THROUGH RC NETWORK)



PIC16CR7X




FIGURE 12-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 12-9: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)



12.11 Interrupts

The PIC16CR7X family has up to 12 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interrup	t flag	bits	are	set,
	regardless	of the	status	of th	eir c	orre-
	sponding mask bit or the GIE bit.					

A Global Interrupt Enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in Special Function Registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.




FIGURE 12-10: INTERRUPT LOGIC

12.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep, if bit INTE was set prior to going into Sleep. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.14 "Power-down Mode (Sleep)" for details on Sleep mode.

12.11.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>). (Section 5.0 "Timer0 Module")

12.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<3>), see Section 4.2 "PORTB and the TRISB Register".

12.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, PCLATH and STATUS registers). This will have to be implemented in software, as shown in Example 12-1.

For the PIC16CR73/74 devices, the register W_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., If W_TEMP is defined at 20h in bank 0, it must also be defined at A0h in bank 1.). The registers, PCLATH_TEMP and STATUS_TEMP, are only defined in bank 0.

Since the upper 16 bytes of each bank are common in the PIC16CR76/77 devices, temporary holding registers W_TEMP, STATUS_TEMP and PCLATH_TEMP should be placed in here. These 16 locations don't require banking and, therefore, make it easier for context save and restore. The same code shown in Example 12-1 can be used.

EXAMPLE 12-1: SAVING STATUS, W AND PCLATH REGISTERS IN RAM

	MOVWF	W_TEMP	;Copy W to TEMP register
	SWAPF	STATUS,W	;Swap status to be saved into W
	CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
	MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
	MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
	MOVWF	PCLATH_TEMP	;Save PCLATH into W
	CLRF	PCLATH	;Page zero, regardless of current page
	:		
	:(ISR)		;Insert user code here
	:		
	MOVF	PCLATH_TEMP, W	;Restore PCLATH
	MOVWF	PCLATH	;Move W into PCLATH
	SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W
			;(sets bank to original state)
	MOVWF	STATUS	;Move W into STATUS register
	SWAPF	W_TEMP,F	;Swap W_TEMP
	SWAPF	W_TEMP,W	;Swap W_TEMP into W
1			

12.13 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing Configuration bit, WDTE (Section 12.1 "Configuration Bits").

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler), may be assigned using the OPTION_REG register.

- **Note 1:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device Reset condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.




FIGURE 12-11: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 12-7: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3		Bit 3	Bit 2 Bit 1		Bit 0	
2007h	Config. bits	(1)	BOREN ⁽¹⁾		CP0	PWRTEN ⁽¹⁾	WDTEN	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

12.14 Power-down Mode (Sleep)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (STATUS<3>) is cleared, the TO (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or high-impendance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impendance inputs, high or low externally, to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.14.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. PSP read or write (PIC16CR74/77 only).
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- 4. Special event trigger (Timer1 in Asynchronous mode, using an external clock).
- 5. SSP (Start/Stop) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I²C).
- 7. USART RX or TX (Synchronous Slave mode).
- 8. A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs, regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.14.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 12-12:	WAKE-UP FROM SLEEP THROUGH INTERRUPT	

Q1 Q OSC1 / CLKOUT ⁽⁴⁾ \ INT pin	22 Q3 Q4; Q1 Q2 Q3 		C Tost ⁽²⁾	11 Q2 Q3 Q4	Q1 Q2 Q3 Q4 /	Q1 Q2 Q3 Q4; 	Q1 Q2 Q3 Q4; \
INTF Flag (INTCON<1>)					Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)		Processor in Sleep		I		1 1 1 1	
INSTRUCTION FLOW	V			1			1 1
PC X	PC PC + 1	X PC ·	+ 2 X	PC + 2	PC + 2 X	0004h X	0005h
Instruction Fetched { Inst(F	C) = Sleep Inst(PC +	1)	1 1 1	Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction Executed { Ins	t(PC - 1) Sleep	1	1 1 1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
2: Tost = 3: GIE = '2	or LP oscillator mode ass 1024 Tosc (drawing not to 1' assumed. In this case, a '0', execution will continu	o scale) This delay					

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

12.15 Program Verification/Code Protection

If the code protection bit(s) have not been enabled, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations

Four memory locations (2000h-2002h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable for program verification. It is recommended that only the 4 Least Significant bits of the ID location are used.

12.17 User Code

PIC16CR7X microcontrollers are ROM-based, thus user programming is not possible. Please contact your Microchip sales representitive for details on how to submit your final code. This information can also be found in Application Note AN1010, "PIC16CR *ROM Code Submission Process*".

PIC16CR7X

NOTES:

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASMTM Assembler. A complete description of each instruction is also available in the " $PIC^{\mbox{\ensuremath{\mathbb{R}}}}$ Mid-Range MCU Family Reference Manual" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight- or eleven-bit constant or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with						
	future PIC16CR7X products, do not use						
	the OPTION and TRIS instructions.						

All instruction examples use the format ' $0 \times hh$ ' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


13.1 Read-Modify-Write operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared for pins configured as inputs and using the PORTB interrupt-on-change feature.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description		14-Bit Opcode				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	—	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CO		IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	—	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010			Z	
Note 1.	When an	I/O register is modified as a function of itse	f(ea MOVE POI	סידים	1) the v		d will b	e that value	nreser

TABLE 13-2: PIC16CR7X INSTRUCTION SET

on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) + k \rightarrow (W)
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[<i>label</i>] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruc- tion is discarded and a NOP is executed instead, making this a 2TcY instruction.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded and a NOP is executed instead, making this a 2TcY instruction.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC)\texttt{+} \ 1 \rightarrow TOS, \\ k \rightarrow PC\texttt{<}10:0\texttt{>}, \\ (PCLATH\texttt{<}4:3\texttt{>}) \rightarrow PC\texttt{<}12:11\texttt{>} \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation: Status Affected:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \overline{TO}, \ \overline{PD} \end{array}$
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', then a NOP is executed instead, making it a 2TCY instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruc- tion is executed. If the result is '0', a NOP is executed instead, making it a 2TCY instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)	Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register, since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \to (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

RETLW	Return with Literal in W					
Syntax:	[<i>label</i>] RETLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC					
Status Affected:	None					
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

RLF	Rotate Left f through Carry							
Syntax:	[<i>label</i>] RLF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$							
Operation:	See description below							
Status Affected:	С							
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.							

SLEEP

Syntax:	[label] SLEEP					
Operands:	None					
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler}, \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$					
Status Affected:	TO, PD					
Description:	The power-down Status bit $\overline{\text{PD}}$ is cleared. Time-out Status bit $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.					

RETURN	Return from Subroutine					
Syntax:	[label] RETURN					
Operands:	None					
Operation:	$TOS\toPC$					
Status Affected:	None					
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.					

RRF	Rotate Right f through Carry						
Syntax:	[<i>label</i>] RRF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$						
Operation:	See description below						
Status Affected:	С						
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.						
	C Register f						

SUBLW	Subtract W from Literal				
Syntax:	[<i>label</i>] SUBLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k \text{ - } (W) \to (W)$				
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.				

SUBWF	Subtract W from f						
Syntax:	[label] SUBWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(f) - (W) \rightarrow (destination)						
Status Affected:	C, DC, Z						
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

SWAPF	Swap Nibbles in f						
Syntax:	[label] SWAPF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	$(f<3:0>) \rightarrow (destination<7:4>), (f<7:4>) \rightarrow (destination<3:0>)$						
Status Affected:	None						
Description:	None The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.						

XORWF	Exclusive OR W with f					
Syntax:	[label] XORWF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$					
Operation:	(W) .XOR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

XORLW	Exclusive OR Literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.					

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK[™] Object Linker/
 - MPLIB[™] Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

14.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 family of microcontrollers and the dsPIC30, dsPIC33 and PIC24 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

14.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

14.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

14.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

14.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.


15.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +6.5V
Voltage on MCLR with respect to Vss	0 to +5.5V
Voltage on RA4 with respect to Vss	0 to +5.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - VOH)	$x \text{ IOH} + \sum (\text{VOI } x \text{ IOL})$
2: Voltage spikes at the MCLR pin may cause latch-up. A series resistor of greater than to pull MCLR to VDD, rather than tying the pin directly to VDD.	1 k Ω should be used

3: PORTD and PORTE are not implemented on the PIC16CR73/76 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



15.1 DC Characteristics: PIC16CR73/74/76/77 (Industrial, Extended)

PIC16CR73/74/76/77 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC16CR7X	2.5 2.2 2.0		5.5 5.5 5.5	V V V	A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C A/D not used, -40°C to +85°C
D001 D001A		PIC16CR7X	4.0 Vbor*	_	5.5 5.5	V V	All configurations BOR enabled (Note 7)
D002*	Vdr	RAM Data Retention Voltage (Note 1)	_	1.5	—	V	
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	—	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4.35	V	BOREN bit in Configuration Word enabled

Legend: Shading of rows is to assist in readability of of the table.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
 The test conditions for all IDD measurements in active operation mode are:
 OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

 $\overline{MCLR} = VDD; WDT enabled/disabled as specified.$

- 3: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impendance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

15.1 DC Characteristics: PIC16CR73/74/76/77 (Industrial, Extended) (Continued)

PIC16C (Indus	R73/74/ trial, Ex		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
	Idd	Supply Current (Notes 2, 5	i)						
D010		PIC16CR7X	_	0.5	2	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)		
D010A			—	20	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled		
D010		PIC16CR7X		1.1	4	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)		
D013			—	6.3	15	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V		
D015*	Δ Ibor	Brown-out Reset Current (Note 6)		30	200	μA	BOR enabled, VDD = 5.0V		
D020	IPD	Power-down Current (Note	es 3, 5)						
D021		PIC16CR7X	_	2.0 0.1	30 5	μΑ μΑ	VDD = $3.0V$, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$ VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$		
D020 D021 D021A		PIC16CR7X	 	5 0.1 10.5 1.5	42 19 57 42	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled, -40° C to $+85^{\circ}$ C VDD = 4.0V, WDT disabled, -40° C to $+85^{\circ}$ C VDD = 4.0V, WDT enabled, -40° C to $+125^{\circ}$ C VDD = 4.0V, WDT disabled, -40° C to $+125^{\circ}$ C		
D023*	ΔIBOR	Brown-out Reset Current (Note 6)		30	200	μA	BOR enabled, VDD = 5.0V		

Legend: Shading of rows is to assist in readability of of the table.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impendance state and tied to VDD and Vss.
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

DC Characteristics: PIC16CR73/74/76/77 (Industrial, Extended) 15.2

DC CHA	RACT	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions							
	VIL	Input Low Voltage				r				
		I/O ports:								
D030		with TTL buffer	Vss	—	0.15Vdd	V	For entire VDD range			
D030A			Vss	—	0.8V	V	$4.5V \le VDD \le 5.5V$			
D031		with Schmitt Trigger buffer	Vss	—	0.2Vdd	V				
D032		MCLR, OSC1 (in RC mode)	Vss	—	0.2Vdd	V	(Note 1)			
D033		OSC1 (in XT and LP mode)	Vss		0.3V	V				
		OSC1 (in HS mode)	Vss	—	0.3Vdd	V				
	Vін	Input High Voltage								
		I/O ports:								
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le VDD \le 5.5V$			
D040A			0.25Vdd + 0.8V	—	Vdd	V	For entire VDD range			
D041		with Schmitt Trigger buffer	0.8Vdd		Vdd	V	For entire VDD range			
D042		MCLR	0.8Vdd	_	Vdd	V				
D042A		OSC1 (in XT and LP mode)	1.6V		Vdd	V				
		OSC1 (in HS mode)	0.7Vdd		Vdd	V				
D043		OSC1 (in RC mode)	0.9Vdd	_	Vdd	V	(Note 1)			
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS			
	lı∟	Input Leakage Current (Notes	2, 3)							
D060		I/O ports		—	±1	μΑ	$Vss \le VPIN \le VDD$, pin at high-impendance			
D061		MCLR, RA4/T0CKI	—	_	±5	μA	$Vss \leq VPIN \leq VDD$			
D063		OSC1	—	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration			

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16CR7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

15.2 DC Characteristics: PIC16CR73/74/76/77 (Industrial, Extended) (Continued)

DC CH4	ARACT	ERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extendedOperating voltage VDD range as described in DC Specification,Section 15.1 "DC Characteristics: PIC16CR73/74/76/77(Industrial, Extended)".								
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions								
	Vol	Output Low Voltage									
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C				
D083		OSC2/CLKOUT (RC osc config)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C				
			_	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C				
	Vон	Output High Voltage									
D090		I/O ports (Note 3)	Vdd - 0.7	—		V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +125°С				
D092		OSC2/CLKOUT (RC osc config)	Vdd - 0.7	—	_	V	ІОН = -1.3 mA, VDD = 4.5V, -40°C to +125°C				
			Vdd - 0.7	—	_	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C				
D150*	Vod	Open Drain High Voltage	—		5.5	V	RA4 pin				
		Capacitive Loading Specs on (Output Pir	าร							
D100	Cosc2	OSC2 pin	_	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1				
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	—	50	pF					
D102	Св	SCL, SDA in I ² C™ mode	—	—	400	pF					
*	These	e parameters are characterized bu	ut not teste	h			1				

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16CR7X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

15.3 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C [™] specifications only)
2. TppS		4. Ts	(I ² C [™] specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	se letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
1	Invalid (High-impendance)	V	Valid
L	Low	Z	High-impendance
I ² C™ only	1		
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

FIGURE 15-2: LOAD CONDITIONS






TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	1	MHz	XT osc mode
		(Note 1)	DC	_	20	MHz	HS osc mode
			DC	_	32	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	1000	_	—	ns	XT osc mode
		(Note 1)	50	_		ns	HS osc mode
			5	—		ms	LP osc mode
		Oscillator Period	250	_		ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			50	_	250	ns	HS osc mode
			5	_		ms	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	500	_		ns	XT oscillator
	TosH	High or Low Time	2.5	_	—	ms	LP oscillator
			15	_		ns	HS oscillator
4	TosR,	External Clock in (OSC1)	—	_	25	ns	XT oscillator
	TosF	Rise or Fall Time	—	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 15-2:	CLKOUT AND I/O TIMING REQUIREMENTS
-------------	------------------------------------


Param No.	Symbol	Charact	Characteristic		Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 [↑] to CLKOUT [↑]		—	75	200	ns	(Note 1)
12*	TckR	CLKOUT rise time		—	35	100	ns	(Note 1)
13*	TckF	CLKOUT fall time		—	35	100	ns	(Note 1)
14*	TckL2ioV	CLKOUT↓ to Port out val	id	—	_	0.5TCY + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLKC	Tosc + 200	_	_	ns	(Note 1)	
16*	TckH2iol	Port in hold after CLKOU	0		_	ns	(Note 1)	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Por	—	100	255	ns		
18*	TosH2iol	OSC1↑ (Q2 cycle) to	Standard (5V)	100	_	_	ns	
		Port input invalid (I/O in hold time)	Extended (3V)	200		—	ns	
19*	TioV2osH	Port input valid to OSC11	(I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	Standard (5V)	—	10	40	ns	
			Extended (3V)	—	_	145	ns	
21*	TioF	Port output fall time	Standard (5V)	—	10	40	ns	
			Extended (3V)	—	—	145	ns	
22††*	Tinp	INT pin high or low time		Тсү	_	_	ns	
23††*	Trbp	RB7:RB4 change INT hig	h or low time	Тсү	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


†† These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND **FIGURE 15-5: POWER-UP TIMER TIMING**

FIGURE 15-6: BROWN-OUT RESET TIMING




RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER **TABLE 15-3:** AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—		μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-impendance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	_	μs	$VDD \leq VBOR (D005)$

* These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.






Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Tt0H	T0CKI High Pulse	Width	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet	
				With Prescaler	10	_		ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse	Width	No Prescaler	0.5Tcy + 20	—	_	ns	Must also meet	
				With Prescaler	10	—	_	ns	parameter 42	
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	—	_	ns		
		-		With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	—		ns	N = prescale value (2, 4,, 256)	
45*	Tt1H	T1CKI High Time	Synchronous, Pr	escaler = 1	0.5TCY + 20	—	_	ns	Must also meet	
			Synchronous,	Standard(5V)	15	_	_	ns	parameter 47	
			Prescaler = 2,4,8	Extended(3V)	25	_		ns		
			Asynchronous	Standard(5V)	30	_		ns		
				Extended(3V)	50	_		ns		
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5TCY + 20	—		ns	Must also meet	
			Synchronous, Prescaler = 2,4,8 Asynchronous	Standard(5V)	15	—		ns	parameter 47	
				Extended(3V)	25	_		ns		
				Standard(5V)	30	—		ns		
				Extended(3V)	50	_		ns		
47*	Tt1P	T1CKI Input Period	Synchronous	Standard(5V)	Greater of: 30 or <u>Tcץ + 40</u> N	_	—	ns	N = prescale value (1, 2, 4, 8)	
				Extended(3V)	Greater of: 50 or <u>Tcץ + 40</u> N				N = prescale value (1, 2, 4, 8)	
			Asynchronous	Standard(5V)	60	_	—	ns		
				Extended(3V)	100	—	_	ns		
	Ft1		nput Frequency Range by setting bit T1OSCEN)		DC	—	200	kHz		
48	TCKEZtmr1	Delay from Extern	al Clock Edge to T	Timer Increment	2 Tosc	—	7 Tosc	—		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-8: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)



CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2) TABLE 15-5:

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	—	ns	
		input low time		Standard(5V)	10	_	_	ns	
			With Prescaler	Extended(3V)	20	_	_	ns	
51*	ТссН	CCP1 and CCP2	No Prescaler		0.5Tcy + 20			ns	
		input high time	With Prescaler	Standard(5V)	10			ns	
				Extended(3V)	20			ns	
52*	TccP	CCP1 and CCP2 i	nput period		<u>3Tcy + 40</u> N			ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 of	output rise time	Standard(5V)	—	10	25	ns	
				Extended(3V)	—	25	50	ns	
54*	TccF	CCP1 and CCP2 of	output fall time	Standard(5V)	—	10	25	ns	
				Extended(3V)	—	25	45	ns	
*	These	parameters are cha	aracterized but r	not tested	•	•	•		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






 TABLE 15-6:
 PARALLEL SLAVE PORT REQUIREMENTS (PIC16CR74/77 DEVICES ONLY)

Parameter No.	Symbol	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS1	` (setup time)	20 25	_		ns ns	Extended range only
63*	TwrH2dtl	\overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} to data in invalid (hold time)	Standard(5V) Extended(3V)	20 35	_		ns ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data out valid			_	80 90	ns ns	Extended range only
65	TrdH2dtl	\overline{RD} or \overline{CS} to data out invalid		10		30	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

*





FIGURE 15-10: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)











FIGURE 15-13: SPI SLAVE MODE TIMING (CKE = 1)




Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input		Тсү	—	—	ns	
71*	TscH	SCK input high time (Slave mo	de)	TCY + 20	_		ns	
72*	TscL	SCK input low time (Slave mod	de)	TCY + 20	—	—	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to	SCK edge	100	—	_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to	100	—		ns		
75*	TdoR	SDO data output rise time	Standard(F) Extended(LF)		10 25	25 50	ns ns	
76*	TdoF	SDO data output fall time	·	_	10	25	ns	
77*	TssH2doZ	SS [↑] to SDO output high-imper	ndance	10	_	50	ns	
78*	TscR	SCK output rise time (Master mode)	Standard(5V) Extended(3V)	_	10 25	25 50	ns ns	
79*	TscF	SCK output fall time (Master m	ode)	—	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	Standard(5V) Extended(3V)		_	50 145	ns ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge		Тсу	—		ns	
82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge		—	_	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40	—	—	ns		

TABLE 15-7: SPI MODE REQUIREMENTS

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

I²C[™] BUS START/STOP BITS TIMING FIGURE 15-14:



Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
90*	TSU:STA	Start condition	100 kHz mode	4700		_	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	_	—		Start condition	
91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first	
		Hold time	400 kHz mode	600	_	—		clock pulse is generated	
92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns		
		Setup time	400 kHz mode	600	_	_			
93	THD:STO	Stop condition	100 kHz mode	4000	_		ns		
		Hold time	400 kHz mode	600	_				

TABLE 15-8: I ² C™	BUS START/STOP BITS REQUIREMENTS
-------------------------------	---

* These parameters are characterized but not tested.






TABLE 15-9:	I ² C [™] BUS DATA REQUIREMENTS
-------------	---

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TCY			
101*	TLOW	Clock low time	100 kHz mode	4.7		μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy			
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL fall	100 kHz mode	_	300	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start condition	100 kHz mode	4.7	_	μs	Only relevant for
		setup time	400 kHz mode	0.6		μs	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0	_	μs	After this period the first
		time	400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92*	Tsu:sto	Stop condition	100 kHz mode	4.7	—	μs	
		setup time	400 kHz mode	0.6	_	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)
		clock	400 kHz mode	—	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Св	Bus capacitive loading	ng	—	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.






TABLE 15-10: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic			Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER &	Standard(5V)					
		<u>SLAVE)</u>		—	—	80	ns	
		Clock high to data out valid	Extended(3V)	_	-	100	ns	
121	Tckrf	Clock out rise time and fall	Standard(5V)		_	45	ns	
	time (Master mode)		Extended(3V)		_	50	ns	
122	4100.0		Standard(5V)		_	45	ns	
			Extended(3V)	_	_	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-17: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 15-11: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
125		<u>SYNC RCV (MASTER & SLAVE)</u> Data setup before CK↓ (DT setup time)	15	_		ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	_	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
A01	Nr	Resolution	_	-	8 bits	bit	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A02	Eabs	Total absolute error	—	_	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A03	EIL	Integral linearity error	—	_	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A04	Edl	Differential linearity error	—	_	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A05	Efs	Full scale error	—	_	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A06	EOFF	Offset error	—	—	< ±1	LSb	VREF = VDD = 5.12V, $VSS \le VAIN \le VREF$
A10	—	Monotonicity (Note 3)	—	guaranteed	_	_	$VSS \le VAIN \le VREF$
A20	Vref	Reference voltage	2.5 2.2		5.5 5.5	V V	-40°C to +125°C 0°C to +125°C
A25	VAIN	Analog input voltage	Vss - 0.3	_	Vref + 0.3	V	
A30	ZAIN	Recommended impedance of analog voltage source	—	_	10.0	kΩ	
A40	IAD	A/D conversion current (VDD)	—	180	—	μA	Average current consumption when A/D is on (Note 1).
A50	IREF	VREF input current (Note 2)	N/A —		±5 500	μΑ μΑ	During VAIN acquisition. During A/D Conversion cycle.

TABLE 15-12: A/D CONVERTER CHARACTERISTICS:PIC16CR7X (INDUSTRIAL, EXTENDED)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.






TABLE 15-13: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	Tad	A/D clock period	PIC16CR7X	1.6	_		μs	Tosc based, VREF $\geq 3.0V$
			PIC16CR7X	2.0			μs	Tosc based, $2.0V \le VREF \le 5.5V$
			PIC16CR7X	2.0	4.0	6.0	μs	A/D RC mode
			PIC16CR7X	3.0	6.0	9.0	μs	A/D RC mode
131	Тслу	Conversion time (not ir S/H time) (Note 1)	ncluding	9	_	9	Tad	
132	ΤΑϹϘ	Acquisition time		5*	_		μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D clock start			Tosc/2			If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 11.1 "A/D Acquisition Requirements" for minimum conditions.


NOTES:


16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.



























FIGURE 16-7: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, 25°C)







FIGURE 16-8: AVERAGE Fosc vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25°C)





AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R **FIGURE 16-9:**









FIGURE 16-11: △IBOR vs. VDD OVER TEMPERATURE










FIGURE 16-13: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. Vdd (-40°C TO 125°C)








FIGURE 16-16: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 3V, -40°C TO 125°C)




FIGURE 16-15: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO 125°C)






FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM Vol vs. lol (VDD = 5V, -40°C TO 125°C)
















17.0 PACKAGING INFORMATION

17.1 Package Marking Information


28-Lead PDIP




40-Lead PDIP



44-Lead PLCC






Example



Example



Legen	d: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

17.1 Package Marking Information (continued)






28-Lead SOIC (.300")



28-Lead SSOP



44-Lead TQFP



Example



Example



Example



Example




17.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dir	mension Limits	MIN	NOM	MAX
Number of Pins	N		40	•
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	-	-	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

44-Lead Plastic Leaded Chip Carrier (L) – Square [PLCC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	e		.050	
Overall Height	A	.165	.172	.180
Contact Height	A1	.090	.105	.120
Molded Package to Contact	A2	.062	-	.083
Standoff §	A3	.020	-	-
Corner Chamfer	CH1	.042	-	.048
Chamfers	CH2	-	-	.020
Side Chamfer	CH3	.042	-	.056
Overall Width	E	.685	.690	.695
Overall Length	D	.685	.690	.695
Molded Package Width	E1	.650	.653	.656
Molded Package Length	D1	.650	.653	.656
Footprint Width	E2	.582	.610	.638
Footprint Length	D2	.582	.610	.638
Lead Thickness	С	.0075	-	.0125
Upper Lead Width	b1	.026	-	.032
Lower Lead Width	b	.013	-	.021

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

Microchip Technology Drawing C04-048B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Dim	nension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-105B


28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units		MILLMETERS	
Din	nension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		1.27 BSC	
Overall Height	А	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1		7.50 BSC	
Overall Length	D		17.90 BSC	
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Foot Angle Top	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-052B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	9.90	10.20	10.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	с	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	8
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	е		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	¢	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2006)

This is a new data sheet. However, these devices are similar to the PIC16F7X devices found in the PIC16F7X Data Sheet (DS30325B).

Revision B (December 2006)

Revised 15.1 DC Characteristics Param. No. D005, D020, D021, D021A; 15.2 DC Characteristics Param. No. D070; Table 15-3, Param. No. 30. Replaced Package drawings.

Revision C (January 2007)

This revision includes updates to the packaging diagrams.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

Difference	PIC16CR73	PIC16CR74	PIC16CR76	PIC16CR77
ROM Program Memory (14-bit words)	4K	4K	8К	8K
Data Memory (bytes)	192	192	368	368
I/O Ports	3	5	3	5
A/D	5 channels, 8 bits	8 channels, 8 bits	5 channels, 8 bits	8 channels, 8 bits
Parallel Slave Port	no	yes	no	yes
Interrupt Sources	11	12	11	12
Packages	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin QFN	40-pin PDIP 44-pin TQFP 44-pin PLCC	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin TQFP 44-pin PLCC

TABLE B-1: DEVICE DIFFERENCES

APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1: CONVERSION CONSIDERATIONS

Characteristic	PIC16CR7X	PIC16F87X	PIC16F7X
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	11 or 12
Communication	PSP, USART, SSP (SPI, I ² C™ Slave)	PSP, USART, SSP (SPI, I ² C Master/Slave)	PSP, USART, SSP (SPI, I ² C Slave)
Frequency	20 MHz	20 MHz	20 MHz
A/D	8-bit	10-bit	8-bit
ССР	2	2	2
Program Memory	4K, 8K ROM	4K, 8K FLASH (1,000 E/W cycles)	4K, 8K FLASH (100 E/W cycles, typical)
RAM	192, 368 bytes	192, 368 bytes	192, 368 bytes
EEPROM Data	None	128, 256 bytes	None
Other		In-Circuit Debugger, Low-Voltage Programming	_

INDEX

- 1	L
-	•

A/D Conversio Status (GO/DONE Bit)	
	83
Acquisition Requirements	
ADCON0 Register	83
ADCON1 Register	83
ADRES Register	83
Analog Port Pins	
Analog-to-Digital Converter	83
Associated Registers	88
Configuring Analog Port Pins	87
Configuring the Interrupt	
Configuring the Module	85
Conversion Clock	87
Conversion Requirements	137
Conversions	87
Converter Characteristics	136
Effects of a RESET	87
Faster Conversion – Lower Resolution Trade-off	87
Internal Sampling Switch (Rss) Impedance	86
Operation During SLEEP	
Source Impedance	
Using the CCP Trigger	
Absolute Maximum Ratings	
ACK pulse	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADRES Register	
Analog Port Pins. See A/D	00
Application Notes	
AN552 (Implementing Wake-up on Key Strokes	
Using PIC16F7X)	33
AN556 (Implementing a Table Read)	
AN578 (Use of the SSP Module in the I^2C	20
Multi-Master Environment)	59
AN607 (Power-up Trouble Shooting)	00
	Q1
Assembler	94
Assembler MPASM Assembler	
Assembler MPASM Assembler	
MPASM Assembler	114
MPASM Assembler B Banking, Data Memory	114 13
MPASM Assembler B Banking, Data Memory BF bit	114 13
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams	114 13 60
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D	114 13 60 85
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model	114 13 60 85 86
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation	114 13 60 85 86 55
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare	114 13 60 85 86 55
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT	114 13 60 85 86 55 55
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration)	114 13 60 85 86 55 55
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation	114 13 60 85 86 55 55 91
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration)	114 13 60 85 86 55 55 91 91
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic	114 13 60 85 55 55 91 91 99
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76	114 13 60 85 55 55 91 91 99 6
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77	114 13 60 85 55 55 91 91 99 6
MPASM Assembler Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA	114 13 60 85 95 91 91 99 6 7
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA RA3:RA0 and RA5 Port Pins	114 13 60 85 91 91 99 6 7 7
MPASM Assembler Banking, Data MemoryBF bit Block Diagrams A/DAnalog Input ModelCapture Mode OperationCompareCrystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration)External Clock Input Operation (HS Osc Configuration)External Clock Input Operation (HS Osc Configuration)	114 13 60 85 91 91 99 6 7 7
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin PORTB	114 13 60 85 91 91 91 7 7
MPASM Assembler Banking, Data MemoryBF bit Block Diagrams A/DAnalog Input ModelCapture Mode Operation Capture Mode OperationCompareCrystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration)External Clock Input Operation (HS Osc Configuration)External Clock Input Operation (HS Osc Configuration) PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA RA3:RA0 and RA5 Port Pins RA4/TOCKI Pin PORTB RB3:RB0 Port Pins	114 13 60 85 91 91 91 7 7
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Capture Mode Operation Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin PORTB RB3:RB0 Port Pins RB7:RB4 Port Pins	114 13 60 85 91 91 91 99 6 7 31 31 33 33
MPASM Assembler B Banking, Data Memory BF bit Block Diagrams A/D Analog Input Model Capture Mode Operation Compare Crystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration) External Clock Input Operation (HS Osc Configuration) External Clock Input Operation (HS Osc Configuration) Interrupt Logic PIC16CR73 and PIC16CR76 PIC16CR74 and PIC16CR77 PORTA RA3:RA0 and RA5 Port Pins RA4/T0CKI Pin PORTB RB3:RB0 Port Pins RB7:RB4 Port Pins PORTC (Peripheral Output Override)	114 13 60 85 91 91 91 91
MPASM Assembler Banking, Data MemoryBF bit Block Diagrams A/DAnalog Input ModelCapture Mode OperationCompareCrystal/Ceramic Resonator Operation (HS, XT or LP Osc Configuration)External Clock Input Operation (HS Osc Configuration)External Clock Input Operation (HS Osc Configuration)	114 13 60 85 91 91 91 91

PORTE (In I/O Port Mode)	37
PWM Mode	57
RC Oscillator Mode	92
Recommended MCLR Circuit	94
Reset Circuit	93
SSP (I ² C Mode)	65
SSP (SPI Mode)	
Timer0/WDT Prescaler	43
Timer1	48
Timer2	51
USART	
Receive	76
USART Transmit	74
Watchdog Timer (WDT)	101
BOR. See Brown-out Reset	
BRGH bit	71
Brown-out Reset (BOR) 89, 93, 94,	95, 96

С

C Compilers	
MPLAB C18	114
MPLAB C30	114
Capture/Compare/PWM (CCP)	
Associated Registers	56, 58
Capture Mode	
Prescaler	
CCP Pin Configuration	55, 56
CCP1	,
RC2/CCP1 Pin	9, 11
CCP2	,
RC1/T1OSI/CCP2 Pin	9. 11
Compare Mode	,
Software Interrupt Mode	
Special Trigger Output	
Timer1 Mode Selection	
Example PWM Frequencies and Resolutions	
Interaction of Two CCP Modules	
PWM Duty Cycle	
PWM Mode	
PWM Period	
Setup for PWM Operation	
Special Event Trigger and A/D Conversions	
Timer Resources	
CCP1 Module	
CCP2 Module	
CCPR1H Register	
CCPR1L Register	
CCPxM<3:0> bits	
CCPxX and CCPxY bits	
CKE bit	
CKP bit	
Code Examples	-
Call of a Subroutine in Page 1 from Page 0	
Changing Between Capture Prescalers	
Changing Prescaler Assignment to Timer0	
Changing Prescaler Assignment to WDT	
Indirect Addressing	
Initializing PORTA	
Reading a 16-bit Free-Running Timer	
ROM Program Read	
Saving STATUS, W, and PCLATH Registers	
in RAM	100
Writing a 16-bit Free-Running Timer	
Code Protection	

PIC18FXXXX

Computed GOTO	
Configuration Bits	
Continuous Receive Enable (CREN Bit)	70
Conversion Considerations	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

D/A Li	00
D/A bit	
Data Memory	13
Bank Select (RP1:RP0 Bits)	13
General Purpose Registers	13
Register File Map, PIC16CR74/73	15
Register File Map, PIC16CR77/76	14
Special Function Registers	16
Data/Address bit (D/A)	60
DC and AC Characteristics	
Graphs and Tables	139
DC Characteristics	
Development Support	113
Device Differences	159
Device Overview	
Features	5
Direct Addressing	27

Е

Electrical Characteristics
Errata4
External Clock Input (RA4/T0CKI). See Timer0
External Interrupt Input (RB0/INT). See Interrupt Sources

F

Firmware Instructions	
FSR Register	
1	
•	
I/O Ports	
I ² C Mode	
Addressing	
Associated Registers	
Master Mode	
Mode Selection	
Multi-Master Mode	
Operation	
Reception	66
Slave Mode	
SCL and SDA pins	
Transmission	
ID Locations	
INDF Register	
Indirect Addressing	
FSR Register	13
Instruction Format	
Instruction Set	
ADDLW	
ADDWF	
ANDLW	
ANDWF	
BCF	
BSF	
BTFSC	
BTFSS	
CALL	
CLRF	
CLRW	

CLRWDT	108
COMF	108
DECF	108
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
RETURN	
RLF	,
RRF	
SLEEP	,
SUBLW	-)
SUBWF	
SWAPF	
XORLW	
XORWF	
Summary Table	106
INT Interrupt (RB0/INT). See Interrupt Sources	
INTCON Register	
GIE Bit	
INTE Bit	
INTF Bit	
RBIF Bit	,
TMR0IE Bit	21
Inter-Integrated Circuit (I ² C). See I ² C Mode	
Internet Address	167
Interrupt Sources	
Interrupt-on-Change (RB7:RB4)	
RB0/INT Pin, External	. 8, 11, 100
TMR0 Overflow	
USART Receive/Transmit Complete	69
Interrupts	
Synchronous Serial Port Interrupt	23
Interrupts, Context Saving During	100
Interrupts, Enable Bits	
Global Interrupt Enable (GIE Bit)	21, 99
Interrupt-on-Change (RB7:RB4) Enable (RBI	
RB0/INT Enable (INTE Bit)	
TMR0 Overflow Enable (TMR0IE Bit)	
Interrupts, Flag Bits	
Interrupt-on Change (RB7:RB4) Flag (RBIF E	3it)
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)	21. 33. 100
RB0/INT Flag (INTF Bit)	
TMR0 Overflow Flag (TMR0IF Bit)	100
L	

L

Load Conditions	123
Loading of PC	26

Μ

Master Clear (MCLR)	8
MCLR Reset, Normal Operation	
MCLR Reset, SLEEP	. 93, 95, 96
Operation and ESD Protection	94
MCLR Pin	10
MCLR/VPP Pin	8
Memory Organization	13
Data Memory	13
Program Memory	13
Program Memory and Stack Maps	13
Microchip Internet Web Site	167
MPLAB ASM30 Assembler, Linker, Librarian	114
MPLAB ICD 2 In-Circuit Debugger	115

MPLAB ICE 2000 High-Performance Universal
In-Circuit Emulator 11
MPLAB ICE 4000 High-Performance Universal
In-Circuit Emulator 11
MPLAB Integrated Development Environment Software 113
MPLAB PM3 Device Programmer115
MPLINK Object Linker/MPLIB Object Librarian 114

0

	405
OPCODE Field Descriptions	
OPTION_REG Register	
INTEDG Bit	
PS2:PS0 Bits	
PSA Bit	
RBPU Bit	
T0CS Bit	
T0SE Bit	
OSC1/CLKI Pin	
OSC2/CLKO Pin	
Oscillator Configuration	
Oscillator Configurations	
Crystal Oscillator/Ceramic Resonators	
HS	
LP	
RC	91, 92, 95
XT	
Oscillator, WDT	

Ρ

P (STOP) bit	
Packaging	149
Marking	149
PDIP Details	151
Paging, Program Memory	
Parallel Slave Port	
Associated Registers	
Parallel Slave Port (PSP)	36, 40
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
Select (PSPMODE Bit)	
PCFG0 bit	
PCFG1 bit	
PCFG2 bit	
PCL Register	
PCLATH Register	
PCON Register	
POR Bit	
PICSTART Plus Development Programmer	
PIE1 Register	
PIE2 Register	
Pinout Descriptions	<i>L</i> -t
PIC16CR73/PIC16CR76	8_9
PIC16CR74/PIC16CR77	
PIR1 Register	
PIR2 Register	
PMADR Register	
PMADRH Register	
POP	
POR. See Power-on Reset	20
	0 10
PORTA	,
Analog Port Pins	
Associated Registers	
PORTA Register	
RA4/T0CKI Pin	
RA5/SS/AN4 Pin	8, 10

TRISA Register	
PORTA Register	
PORTB Associated Registers	
PORTB Register	
Pull-up Enable (RBPU Bit)	
RB0/INT Edge Select (INTEDG Bit)	
RB0/INT Pin, External	
RB7:RB4 Interrupt-on-Change	
RB7:RB4 Interrupt-on-Change Enable (RB	BIE Bit) 100
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	21 33 100
TRISB Register	
PORTB Register	
PORTC	
Associated Registers	35
PORTC Register	35
RC0/T1OSO/T1CKI Pin	
RC1/T10SI/CCP2 Pin	
RC2/CCP1 Pin	
RC3/SCK/SCL Pin RC4/SDI/SDA Pin	
RC5/SDO Pin	
RC6/TX/CK Pin	
RC7/RX/DT Pin	
TRISC Register	
PORTC Register	
PORTD	
Associated Registers	
Parallel Slave Port (PSP) Function	36
PORTD Register	
TRISD Register	
PORTD Register	
PORTE	
Analog Port Pins	
Associated Registers Input Buffer Full Status (IBF Bit)	
Input Buffer Overflow (IBOV Bit)	
PORTE Register	
PSP Mode Select (PSPMODE Bit)	
RE0/RD/AN5 Pin	
RE1/WR/AN6 Pin	12, 39
RE2/CS/AN7 Pin	
TRISE Register	
PORTE Register	37
Postscaler, WDT	
Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits) Power-down Mode. See SLEEP	
Power-on Reset (POR)	80 03 05 06
Oscillator Start-up Timer (OST)	89.94
POR Status (POR Bit)	
Power Control (PCON) Register	
Power-down (PD Bit)	93
Power-up Timer (PWRT)	89, 94
Time-out (TO Bit)	19, 93
PR2 Register	51
Prescaler, Timer0	
Assignment (PSA Bit)	
Rate Select (PS2:PS0 Bits)	
Program Counter RESET Conditions	05
Program Memory	
Associated Registers	
Interrupt Vector	
Memory and Stack Maps	
,	

Operation During Code Protect	
Organization	13
Paging	
PMADR Register	29
PMADRH Register	29
Reading ROM	
Reading, PMADR Register	29
Reading, PMADRH Register	29
Reading, PMCON1 Register	29
Reading, PMDATA Register	29
Reading, PMDATH Register	
RESET Vector	
Program Verification	
Programming, Device Instructions	
PUSH	

R

R/W bit	60	66	67
RA0/AN0 Pin			
RA1/AN1 Pin			
RA2/AN2 Pin			
RA3/AN3/VREF Pin			
RA4/T0CKI Pin			
RA5/SS/AN4 Pin			
RAM. See Data Memory		0,	10
RB0/INT Pin		8	11
RB1 Pin			
RB2 Pin			
RB3 Pin			
RB3 Pin			
RB5 Pin			
RB5 Pin			
RB7 Pin			
RC0/T1OSO/T1CKI Pin			
RC1/T1OSI/CCP2 Pin			
RC2/CCP1 Pin			
RC3/SCK/SCL Pin			
RC4/SDI/SDA Pin			
RC5/SDO Pin			
RC6/TX/CK Pin			
RC7/RX/DT Pin		9,	11
RCSTA Register			
CREN Bit			
OERR Bit			
SPEN Bit			
SREN Bit			-
RD0/PSP0 Pin			
RD1/PSP1 Pin			
RD2/PSP2 Pin			
RD3/PSP3 Pin			12
RD4/PSP4 Pin			
RD5/PSP5 Pin			12
RD6/PSP6 Pin			
RD7/PSP7 Pin			12
RE0/RD/AN5 Pin			12
RE1/WR/AN6 Pin			12
RE2/CS/AN7 Pin			12
Reader Response		1	68
Read-Modify-Write Operations		1	05
Receive Overflow Indicator bit (SSPOV)			61
Register File			
Registers			
ADCON0 (A/D Control 0)			83
ADCON0 Register			
ADCON1 (A/D Control 1)			
ADCON1 Register			
J. Andrew J. And			

ADRES (A/D Result)83
CCP1CON/CCP2CON Register
Configuration Word Register90
Initialization Conditions (table)
INTCON (Interrupt Control)
INTCON Register
OPTION_REG 20
OPTION_REG Register 20, 44
PCON (Power Control)25
PCON Register
PIE1 (Peripheral Interrupt Enable 1) 22
PIE1 Register
PIE2 (Peripheral Interrupt Enable 2)24
PIE2 Register24
PIR1 (Peripheral Interrupt Request 1)
PIR1 Register
PIR2 (Peripheral Interrupt Request 2)
PIR2 Register
PMCON1 (Program Memory Control 1) Register 29
RCSTA Register
Special Function, Summary
SSPCON Register 61
SSPSTAT Register 60
STATUS Register 19
T1CON Register 47
T2CON Register 52
TRISE Register
TXSTA Register 69
RESET
Brown-out Reset (BOR). See Brown-out Reset (BOR)
MCLR Reset. See MCLR
Power-on Reset (POR). See Power-on Reset (POR)
RESET Conditions for All Registers
RESET Conditions for PCON Register
RESET Conditions for Program Counter
RESET Conditions for STATUS Register
Reset
WDT Reset. See Watchdog Timer (WDT)
Revision History
S

S

S (START) bit SCI. See USART	60
SCL	65
Serial Communication Interface. See USART	
SLEEP	89, 93, 102
SMP bit	60
Software Simulator (MPLAB SIM)	
Special Features of the CPU	
Special Function Registers	
Speed, Operating	
SPI Mode	
Associated Registers	
Serial Clock (SCK pin)	
Serial Data In (SDI pin)	
Serial Data Out (SDO pin)	
Slave Select	
SSP	
Overview	
RA5/SS/AN4 Pin	8.10
RC3/SCK/SCL Pin	
RC4/SDI/SDA Pin	
RC5/SDO Pin	
SSP I ² C Operation	
Slave Mode	
SSPEN bit	

SSPIF bit
SSPM<3:0> bits
SSPOV bit61
Stack
Overflows
Underflow26
STATUS Register
DC Bit19
IRP Bit19
PD Bit
TO Bit
Z Bit19
Synchronous Serial Port Enable bit (SSPEN)61
Synchronous Serial Port Interrupt bit (SSPIF)23
Synchronous Serial Port Mode Select bits (SSPM<3:0>)61
Synchronous Serial Port. See SSP

Т

T1CKPS0 bit	47			
T1CKPS1 bit				
T1OSCEN bit	47			
T1SYNC bit	47			
T2CKPS0 bit	52			
T2CKPS1 bit	52			
TAD	87			
Time-out Sequence				
Timer0	43			
Associated Registers				
Clock Source Edge Select (T0SE Bit)				
Clock Source Select (T0CS Bit)	20			
External Clock	44			
Interrupt				
Overflow Enable (TMR0IE Bit)				
Overflow Flag (TMR0IF Bit)	100			
Overflow Interrupt				
Prescaler	45			
RA4/T0CKI Pin, External Clock				
T0CKI	44			
Timer1	47			
Associated Registers	50			
Asynchronous Counter Mode				
Capacitor Selection	50			
Counter Operation	48			
Operation in Timer Mode				
Oscillator	50			
Prescaler				
RC0/T1OSO/T1CKI Pin				
RC1/T1OSI/CCP2 Pin				
Resetting of Timer1 Registers	50			
Resetting Timer1 using a CCP Trigger Output				
Synchronized Counter Mode				
TMR1H Register				
TMR1L Register				
Timer2				
Associated Registers				
Output				
Postscaler	-			
Prescaler				
Prescaler and Postscaler	51			
Timing Diagrams				
A/D Conversion				
Brown-out Reset				
Capture/Compare/PWM (CCP1 and CCP2)				
CLKOUT and I/O	125			
External Clock				
I ² C Bus Data	133			

I ² C Bus Start/Stop Bits	132
I ² C Reception (7-bit Address)	67
I ² C Transmission (7-bit Address)	
Parallel Slave Port	
Parallel Slave Port Read Waveforms	
Parallel Slave Port Write Waveforms	41
Power-up Timer	126
PWM Output	
RESET	120
Slow Rise Time (MCLR Tied to VDD	
Through RC Network)	
SPI Master Mode (CKE = 0, SMP = 0)	130
SPI Master Mode (CKE = 1, SMP = 1)	
SPI Mode (Master Mode)	
SPI Mode (Slave Mode with CKE = 0)	
SPI Mode (Slave Mode with CKE = 1)	64
SPI Slave Mode (CKE = 0)	131
SPI Slave Mode (CKE = 1)	131
Start-up Timer	
Time-out Sequence on Power-up	120
(MCLR Not Tied to VDD)	
Case 1	98
Case 2	98
Time-out Sequence on Power-up	
(MCLR Tied to VDD Through RC Network)	07
· · · · · · · · · · · · · · · · · · ·	
Timer0	
Timer1	
USART Asynchronous Master Transmission	74
USART Asynchronous Master Transmission	
(Back to Back)	75
USART Asynchronous Reception	
USART Synchronous Receive (Master/Slave)	135
USART Synchronous Reception	
(Master Mode, SREN)	80
USART Synchronous Transmission	
USART Synchronous Transmission	
	105
(Master/Slave)	135
USART Synchronous Transmission	
(Through TXEN)	
Wake-up from Sleep via Interrupt	103
Watchdog Timer	
Timing Parameter Symbology	123
Timing Requirements	120
Capture/Compare/PWM (CCP1 and CCP2)	
CLKOUT and I/O	125
External Clock	124
I ² C Bus Data	134
I2C Bus Start/Stop Bits	
Parallel Slave Port	
	129
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out Reset.	126
SPI Mode	
Timer0 and Timer1 External Clock	127
USART Synchronous Receive	
USART Synchronous Transmission	
-	
TMR1CS bit	
TMR1ON bit	
TMR2ON bit	52
TOUTPS<3:0> bits	52
TRISA Register	
TRISB Register	
TRISC Register	
TRISD Register	

TRISE Register	
IBF Bit	
IBOV Bit	
PSPMODE Bit	
TXSTA Register	
SYNC Bit	69
TRMT Bit	
TX9 Bit	69
TX9D Bit	
TXEN Bit	69

U

UA
Universal Synchronous Asynchronous Receiver
Transmitter. See USART
Update Address bit, UA60
USART
Asynchronous Mode73
Asynchronous Receiver75
Asynchronous Reception76
Associated Registers77
Asynchronous Transmission
Associated Registers75
Asynchronous Transmitter73
Baud Rate Generator (BRG)71
Baud Rate Formula71
Baud Rates, Asynchronous Mode (BRGH = 0)72
Baud Rates, Asynchronous Mode (BRGH = 1)72
Sampling71
Mode Select (SYNC Bit)69
Overrun Error (OERR Bit)70
RC6/TX/CK Pin9, 11
RC7/RX/DT Pin9, 11
Serial Port Enable (SPEN Bit)69
Single Receive Enable (SREN Bit)70
Synchronous Master Mode78
Synchronous Master Reception
Associated Registers81
Synchronous Master Transmission78
Associated Registers79
Synchronous Slave Mode81
Synchronous Slave Reception82
Associated Registers82
Synchronous Slave Transmission81
Associated Registers82
Transmit Data, 9th Bit (TX9D)69
Transmit Enable (TXEN Bit)69
Transmit Enable, Nine-bit (TX9 Bit)69
Transmit Shift Register Status (TRMT Bit)69
User Code 103

W

Wake-up from SLEEP	89
Interrupts	
MCLR Reset	
WDT Reset	
Wake-up from Sleep	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	89, 101
Associated Registers	101
Enable (WDTE Bit)	
Postscaler. See Postscaler, WDT	
Programming Considerations	101
RC Oscillator	101
Time-out Period	101
WDT Reset, Normal Operation	93, 95, 96
WDT Reset, SLEEP	93, 95, 96
WCOL bit	61
Write Collision Detect bit (WCOL)	61
WWW Address	
WWW, On-Line Support	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
From	n: Name		
	Company		
	Address		
	Telephone: ()	FAX: ()	
App	lication (optional):		
Wou	Id you like a reply?YN		
Devi	ce: PIC16CR7X	Literature Number: DS21993C	
Que	stions:		
1.	What are the best features of this do	cument?	
-			
2.	How does this document meet your	hardware and software development needs?	
-			
-			
3.	Do you find the organization of this c	locument easy to follow? If not, why?	
-			
-			
4.	What additions to the document do y	ou think would enhance the structure and subject?	
5.	5. What deletions from the document could be made without affecting the overall usefulness?		
6.	6. Is there any incorrect or misleading information (what and where)?		
-			
7.	7. How would you improve this document?		
-			

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	Examples:
Device:	PIC16CR73 PIC16CR74 PIC16CR76 PIC16CR77	
Temperature Range:	$I = -40^{\circ}C \text{ to } +85^{\circ}C (Industrial)$ E = -40^{\circ}C to+125^{\circ}C (Extended)	
Package:	PT = TQFP (Thin Quad Flatpack) L = PLCC SO = SOIC SP = Skinny Plastic DIP P = PDIP	 Note1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel PLCC, and TQFP
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	packages only.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820