
# INTEGRATED CIRCUITS



Product data Supersedes data of 2001 Jun 12 2003 Jul 31





# PCK2022RA

SW00665

FEATURES	PIN CONFIGURATION	
• 3.3 V operation		
<ul> <li>Eight differential CPU clock pairs</li> </ul>	IOCLK 1	48 SEL100/133
<ul> <li>One IO clock at 33 MHz and 66 MHz</li> </ul>	V <sub>DD</sub> 2	47 V <sub>SS</sub>
<ul> <li>Two 48 MHz clocks at 3.3 V</li> </ul>	48M_0/SELA 3	46 V <sub>DDA</sub>
	48M_1/SELB 4	45 V <sub>SSA</sub>
<ul> <li>One 14.318 MHz reference clock</li> </ul>	V <sub>SS</sub> 5	44 PWRDWN
<ul> <li>Power management control pins</li> </ul>	V <sub>DD</sub> 6	43 V <sub>DD</sub>
<ul> <li>Host clock jitter less than 200 ps cycle-to-cycle</li> </ul>	HCLK0 7	42 HCLK4
<ul> <li>Host clock skew less than 150 ps pin-to-pin</li> </ul>	HCLKB0 8	41 HCLKB4
<ul> <li>Spread Spectrum capability</li> </ul>	V <sub>SS</sub> 9	40 V <sub>SS</sub>
	HCLK1 10	39 HCLK5
<ul> <li>Optimized frequency and spread spectrum performance</li> </ul>	HCLKB1 11	38 HCLKB5
	V <sub>DD</sub> 12	37 V <sub>DD</sub>
DESCRIPTION	HCLK2 13	36 HCLK6
This part replaces PCK2022R with improved frequency and spread	HCLKB2 14	35 HCLKB6
spectrum performance.	V <sub>SS</sub> 15	34 V <sub>SS</sub>
The PCK2022RA is a clock synthesizer/driver for a Pentium III™ and	HCLK3 16	33 HCLK7
other similar processors.	HCLKB3 17	32 HCLKB7
The PCK2022RA has eight differential pair CPU current source	V <sub>DD</sub> 18	31 V <sub>DD</sub>
outputs, one 33/66 MHz output which is configurable on power-up,	REFCLK/SELC 19	30 MULTSEL0
two 48 MHz clocks which can be disabled on power-up, and one 3.3 V reference clock at 14.318 MHz which can also be disabled on	SPREAD 20	29 MULTSEL1
power-up. All clock outputs meet Intel's drive strength, rise/fall times,	V <sub>SS</sub> 21	28 V <sub>SS</sub>
jitter, accuracy, and skew requirements.	XIN 22	27 V <sub>SSA</sub>
The part possesses a dedicated power-down input pin for power	XOUT 23	26 I <sub>REF</sub>
management control. This input is synchronized on chip, and	V <sub>DD</sub> 24	25 V <sub>DDA</sub>
ensures glitch-free output transitions. In addition, the part can be		_

## **ORDERING INFORMATION**

performance of the Host outputs.

configured to disable the 48 MHz outputs for lower power operation

and an increase in the performance of the functioning outputs. The IOCLK and REFCLK can also be disabled for the highest

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER		
48-Pin Plastic TSSOP 0 to +70 °C		PCK2022RADGG	SOT362-1		

Intel and Pentium III are trademarks of Intel Corporation.


PCK2022RA

## **PIN DESCRIPTION**

PIN(S)	SYMBOL	FUNCTION
1	IOCLK	Dual frequency pin which can operate at either 33 MHz or 66 MHz per the selection table.
3, 4	48M_0/SELA 48M_1/SELB	3.3 V fixed 48 MHz clock outputs. During power-up pins function as latched inputs that enable SELA and SELB prior to the pins being used for output of 3 V at 48 MHz. Part must be clocked to latch data in.
7, 8	HCLK0 HCLKB0	Host output pair 0
10, 11	HCLK1 HCLKB1	Host output pair 1
13, 14	HCLK2 HCLKB2	Host output pair 2
16, 17	HCLK3 HCLKB3	Host output pair 3
42, 21	HCLK4 HCLKB4	Host output pair 4
39, 38	HCLK5 HCLKB5	Host output pair 5
36, 35	HCLK6 HCLKB6	Host output pair 6
33, 32	HCLK7 HCLKB7	Host output pair 7
19	REFCLK/SELC	3.3 V fixed 14.318 MHz output. During power-up, pin functions as a latched input that enables SELC prior to the pin being used for the clock output. Part must be clocked to latch data in.
20	SPREAD	Enables spread spectrum mode when held LOW on differential host outputs and 33 MHz IOCLK clocks. Asserts LOW.
21	XIN	Crystal input
22	XOUT	Crystal output
26	I <sub>REF</sub>	This pin controls the reference current for the host pairs. This pin requires a fixed precision resistor tied to ground in order to establish the correct current.
29, 30	MULTSEL0 MULTSEL1	Select input pin used to control the scaling of the HCLK and HCLKB output current.
44	PWRDWN	Device enters power-down mode when held LOW. Asserts LOW.
48	SEL100/133	Select input pin for enabling 133 MHz or 100 MHz CPU outputs
2, 6, 12, 18, 24, 31, 37, 43	V <sub>DD3</sub>	3.3 V power supply
5, 9, 15, 21, 28, 34, 40, 47	GND	Ground
25, 46	AV <sub>DD</sub>	3.3 V power supply for analog circuits
27, 45	AGND	Ground for analog circuits

Product data

## **BLOCK DIAGRAM**



### **FUNCTION TABLE**

SEL100/133	SELA	SELB	SELC	HOST	48MHz	IOCLK	REFCLK
0	0	0	0	100 MHz	48 MHz	33.3 MHz	14.318 MHz
0	0	0	1	100 MHz	48 MHz	66.7 MHz	14.318 MHz
0	0	1	0	100 MHz	Hi-Z	33.3 MHz	14.318 MHz
0	0	1	1	100 MHz	Hi-Z	66.7 MHz	14.318 MHz
0	1	0	0	100 MHz	Hi-Z	LOW	LOW
0	1	0	1	100 MHz	48 MHz <sup>1</sup>	33.3 MHz	14.318 MHz
0	1	1	0	LOW	Hi-Z	Hi-Z	Hi-Z
0	1	1	1	100 MHz	48 MHz <sup>1</sup>	66.7 MHz	14.318 MHz
1	0	0	0	133 MHz	48 MHz	33.3 MHz	14.318 MHz
1	0	0	1	133 MHz	48 MHz	66.7 MHz	14.318 MHz
1	0	1	0	133 MHz	Hi-Z	33.3 MHz	14.318 MHz
1	0	1	1	133 MHz	Hi-Z	66.7 MHz	14.318 MHz
1	1	0	0	200 MHz	48 MHz	33.3 MHz	14.318 MHz
1	1	0	1	133 MHz	48 MHz <sup>1</sup>	33.3 MHz	14.318 MHz
1	1	1	0	TCLK/2	TCLK/4	TCLK/4	TCLK
1	1	1	1	133 MHz	48 MHz <sup>1</sup>	66.7 MHz	14.318 MHz

#### NOTE:

1. These frequencies are for debug, and thus can vary a small amount from the values listed at the vendor's discretion.

# PCK2022RA

Product data

#### Table 1. Host swing select functions

MULTSEL0	MULTSEL1	BOARD IMPEDANCE	I <sub>REF</sub>	I <sub>ОН</sub>	V <sub>OH</sub> @ IREF = 2.32 mA	
0	0	60 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	I <sub>OH</sub> = 5 <sup>*</sup> I <sub>REF</sub>	0.71 V	
0	0	50 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	$I_{OH} = 5*I_{REF}$	0.59 V	
0	1	60 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	$I_{OH} = 6^* I_{REF}$	0.85 V	
0	1	50 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	$I_{OH} = 6^* I_{REF}$	0.71 V	
1	0	60 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	$I_{OH} = 4*I_{REF}$	0.56 V	
1	0	50 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	$I_{OH} = 4*I_{REF}$	0.47 V	
1	1	60 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	I <sub>OH</sub> = 7 <sup>*</sup> I <sub>REF</sub>	0.99 V	
1	1	50 Ω	R <sub>REF</sub> = 475 1% I <sub>REF</sub> = 2.32 mA	I <sub>OH</sub> = 7 <sup>*</sup> I <sub>REF</sub>	0.82 V	
0	0	30 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	I <sub>OH</sub> = 5 <sup>*</sup> I <sub>REF</sub>	0.75 V	
0	0	25 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	I <sub>OH</sub> = 5 <sup>*</sup> I <sub>REF</sub>	0.62 V	
0	1	30 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	I <sub>OH</sub> = 6*I <sub>REF</sub>	0.90 V	
0	1	25 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	$I_{OH} = 6^* I_{REF}$	0.75 V	
1	0	30 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	$I_{OH} = 4^* I_{REF}$	0.60 V	
1	0	25 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	$I_{OH} = 4^* I_{REF}$	0.50 V	
1	1	30 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	I <sub>OH</sub> = 7 <sup>*</sup> I <sub>REF</sub>	1.05 V	
1	1	25 Ω	R <sub>REF</sub> = 221 1% I <sub>REF</sub> = 5 mA	I <sub>OH</sub> = 7 <sup>*</sup> I <sub>REF</sub>	0.84 V	

#### NOTE:

The outputs are optimized for the configurations shown shaded.

	CONDITIONS	CONFIGURATION	LOAD	MIN.	MAX.
I <sub>OUT</sub>	V <sub>DD</sub> = 3.3 V	All combinations; see Table 1 above	Nominal test load for given configuration	-7% of I <sub>OH</sub> see Table 1 above	+7% of I <sub>OH</sub> see Table 1 above
I <sub>OUT</sub>	V <sub>DD</sub> = 3.3 V ±5%	All combinations; see Table 1 above	Nominal test load for given configuration	-12% of I <sub>OH</sub> see Table 1 above	+12% of I <sub>OH</sub> see Table 1 above

## **POWER-DOWN MODE**

PWRDWN	HCLK/HCLKB	IOCLK	48MHz	REFCLK
Asserts LOW 0 = Active	Host = 2*I <sub>REF</sub> Host_bar = undriven	LOW	LOW	LOW

NOTE:

The differential outputs should have a voltage forced across them when power-down is asserted.

## SPREAD SPECTRUM FUNCTION

SPREAD # FUNCTION		48 MHz PLL REFCLK
1	Host/IOCLK No Spread	No Spread
0	Host/IOCLK Down spread -0.5%	No Spread

#### Product data

# PCK2022RA

### **ABSOLUTE MAXIMUM RATINGS**

CYMDOL	PARAMETER	CONDITIONS	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>DD3</sub>	DC 3.3 V supply		-0.5	4.6	V
Ι <sub>ΙΚ</sub>	DC input diode current	V <sub>1</sub> < 0	—	-50	mA
VI	DC input voltage	Note 2	-0.5	V <sub>DD</sub>	V
I <sub>OK</sub>	DC output diode current	$V_{\rm O} > V_{\rm DD}$ or $V_{\rm O} < 0$	_	±50	mA
Vo	DC output voltage	Note 2	-0.5	V <sub>DD</sub> +0.5	V
Ι <sub>Ο</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{DD}$	—	±50	mA
T <sub>stg</sub>	Storage temperature range		-65	+150	°C
P <sub>tot</sub>	Power dissipation per package plastic medium-shrink (SSOP)	For temperature range -40°C to +125°C; above +55°C derate linearly with 11.3 mW/K	—	850	mW

### NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated under "recommended operating condition" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage rating may be exceeded if the input and output current ratings are observed.

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIMITS		UNIT
STNIBUL	PARAMETER	CONDITIONS	MIN	MAX	
V <sub>DD3</sub>	DC 3.3 V supply voltage <sup>1</sup>		3.135	3.465	V
AV <sub>DD</sub>	DC 3.3 V analog supply voltage <sup>1</sup>		3.135	3.465	V
CL	Capacitive load on: IOCLK 48 MHz clock REF	Must meet IOCLK 2.1 requirements 1 device load 1 device load	10 10 10	30 20 20	pF pF pF
f <sub>ref</sub>	Reference frequency, oscillator normal value		14.31818	14.31818	MHz
T <sub>amb</sub>	Operating ambient temperature range in free air		0	+70	°C

NOTE:

1. Supply voltage needs to be less than 20 mV before powering on to ensure proper PLL start-up.

### **POWER MANAGEMENT**

CONDITION	MAXIMUM 3.3 V SUPPLY CONSUMPTION MAXIMUM DISCRETE CAPACITANCE LOADS $V_{DDL} = 3.465 V$ ALL STATIC INPUTS = $V_{DD3}$ OR $V_{SS}$
Power-down mode (PWRDWN = 0)	60 mA
Full active 100/133 MHz	250 mA

## DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$  to +70 °C

SYMBOL	DADAMETER		CONDITIONS			LIMITS		
SYMBOL	PARAMETER	V <sub>DD</sub> (V)	ОТН	ER	MIN	TYP	MAX	UNIT
VIH	HIGH level input voltage	3.135 to 3.465			2.0	_	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	LOW level input voltage	3.135 to 3.465			V <sub>SS</sub> -0.3	_	0.8	V
V <sub>OH3</sub>	3.3 V output HIGH voltage REF, 48M	3.135 to 3.465	I <sub>OH</sub> = -1 mA		2.0	_	-	V
V <sub>OL3</sub>	3.3 V output LOW voltage REF, 48M	3.135 to 3.465	I <sub>OH</sub> = 1 mA		_	_	0.4	V
V <sub>OHP</sub>	3.3 V output HIGH voltage IOCLK	3.135 to 3.465	I <sub>OH</sub> = -1 mA		2.4	_	_	V
V <sub>OLP</sub>	3.3 V output LOW voltage IOCLK	3.135 to 3.465	I <sub>OH</sub> = 1 mA		_	_	0.55	V
	HIGH-level output current	3.135	V <sub>OUT</sub> = 1.0 V	Type 5	-33	_	-	mA
I <sub>OH</sub>	IOCLK	3.465	V <sub>OUT</sub> = 3.135 V		—	_	-33	mA
	HIGH-level output current	3.135	V <sub>OUT</sub> = 1.0 V	Type 3	-29	_	_	mA
I <sub>OH</sub>	48 MHz, REF	3.465	V <sub>OUT</sub> = 3.135 V	20 - 60 Ω	—	_	-23	mA
1	HIGH-level output current	3.135 to 3.465	0.66 V	Turne V1	11	_	—	mA
I <sub>OH</sub>	HOST/HOST_BAR	3.135 10 3.405	0.76 V	Type X1	—		12.7	mA
Le :	LOW-level output current	3.135	V <sub>OUT</sub> = 1.95 V	Type 5	30		—	mA
I <sub>OL</sub>	IOCLK	3.465	$V_{OUT} = 0.4 V$	12 - 55 Ω	—		38	mA
Let.	LOW-level output current	3.135	V <sub>OUT</sub> = 1.95 V	Type 3	29		—	mA
I <sub>OL</sub>	48 MHz, REF	3.465	$V_{OUT} = 0.4 V$	20 - 60 Ω	—		27	mA
V <sub>OL</sub>	LOW-level output voltage HOST/HOST_BAR	$V_{SS} = 0 V$	R <sub>S</sub> = 33.2 Ω R <sub>P</sub> = 49.9 Ω	Type X1	—	_	0.05	V
±II	Input leakage current	3.465	$0 < V_{IN} < V_{DD3}$		-50	_	50	μA
±I <sub>OZ</sub>	3-State output OFF-State current	3.465	V <sub>OUT</sub> = V <sub>DD</sub> or GND	l <sub>O</sub> = 0	—	—	10	μΑ
C <sub>in</sub>	Input pin capacitance				—		5	pF
Cout	Output pin capacitance				—	_	6	pF
C <sub>xtal</sub>	Crystal input capacitance				13.5		22.5	pF

# PCK2022RA

# PCK2022RA

## **AC ELECTRICAL CHARACTERISTICS**

 $V_{DD3} = 3.3 \text{ V} \pm 5\%$ ; f<sub>crystal</sub> = 14.31818 MHz

### Host clock outputs

 $T_{amb}$  = 0 to +70 °C; see Figure 1 for waveforms and Figure 6 for test setup.

		LIMITS						
SYMBOL	PARAMETER	133 MHz MODE		100 MHz MODE		UNITS	NOTES	
		MIN	MAX	MIN	MAX			
t <sub>PKP</sub>	HOST CLK average period	7.5	7.65	10.0	10.2	ns	11, 14, 20	
Abs Min Period	Min Period Absolute minimum host clock period 7		N/A	9.85	N/A	ns	11, 14, 20	
t <sub>RISE</sub>	t <sub>RISE</sub> HOST CLK rise time		700	175	700	ns	11, 15, 20	
t <sub>FALL</sub> HOST CLK fall time		175	700	175	700	ps	11, 15, 20	
t <sub>JITTER</sub>	HOST_CLK cycle-to-cycle jitter	-	150		150	ps	11, 12, 14, 20	
DUTY CYCLE	Output duty cycle	45	55	45	55	%	11, 14, 20	
t <sub>SKEW</sub>	HOST CLK pin-to-pin skew	—	150		150	ps	11, 14, 20	
Rise/Fall Match- ing Rise and Fall time matching		_	20%	_	20%		11, 16, 20	
V <sub>crossover</sub>		40% V <sub>OH</sub>	55% V <sub>OH</sub>	40% V <sub>OH</sub>	55% V <sub>OH</sub>	V	11, 14, 20	

**REFER TO NOTES ON PAGE 9.** 

### **IOCLK** outputs

 $T_{amb} = 0$  to +70 °C

		LIMITS					
SYMBOL	PARAMETER	33 MHz MODE		66 MHz MODE		UNITS	NOTES
		MIN	MAX	MIN	MAX		
t <sub>PKP</sub>	IOCLK period	30.0	N/A	15.0	N/A	ns	2, 3, 9, 20
t <sub>PKH</sub>	IOCLK HIGH time	12.0	N/A	6.0	N/A	ns	5, 10, 20
t <sub>PKL</sub>	IOCLK LOW time	12.0	N/A	6.0	N/A	ns	6, 10, 20
t <sub>RISE</sub>	IOCLK rise time	0.5	2.0	0.5	2.0	ns	8, 20
t <sub>FALL</sub>	IOCLK fall time	0.5	2.0	0.5	2.0	ns	8, 20
<b>t</b> JITTER	Cycle-to-cycle jitter		200	_	200	ps	18, 20
DUTY CYCLE	Output duty cycle	45	55	45	55	%	18, 20

**REFER TO NOTES ON PAGE 9.** 

### USB clock output, 48MHz

 $T_{amb}$  = 0 to +70  $^{\circ}C;$  lump capacitance test load = 20 pF

		LIMIT	S		
SYMBOL	PARAMETER	48 MHz MODE		UNITS	NOTES
		MIN	MAX		
f	Frequency, actual	48.08 MHz			4
f <sub>D</sub>	Deviation from 48 MHz	+167		ppm	4
t <sub>HKL</sub>	3V48MHZCLK LOW time	5.05	N/A	ns	20
t <sub>RISE</sub>	3V48MHZCLK rise time	1.0	4.0	ns	8, 20
t <sub>FALL</sub>	t <sub>FALL</sub> 3V48MHZCLK fall time		4.0	ns	8, 20
t <sub>JITTER</sub>	t <sub>JITTER</sub> Cycle-to-cycle jitter		250	ps	18, 20
DUTY CYCLE	Output duty cycle	45	55	%	18, 20

**REFER TO NOTES ON PAGE 9.** 

Product data

# PCK2022RA

### **REF clock output**

 $T_{amb} = 0$  to +70 °C; lump capacitance test load = 20 pF

		LIMITS				
SYMBOL	PARAMETER	48 MHz I	NODE	UNITS	NOTES	
		MIN	MAX			
f	Frequency, actual	14.3 <sup>-</sup>	18	MHz	17, 20	
t <sub>HKL</sub>	REFCLK LOW time	30	37	ns	20	
t <sub>HKH</sub>	KH REFCLK HIGH time		37	ns	20	
<b>t</b> JITTER	t <sub>JITTER</sub> Cycle-to-cycle jitter		300	ps	18, 20	
DUTY CYCLE	Output duty cycle	45	55	%	18, 20	

## REFER TO NOTES ON PAGE 9.

#### All outputs

 $T_{amb} = 0$  to +70 °C

			LIM	ITS				
SYMBOL	PARAMETER	133 MH	133 MHz MODE		z MODE	UNITS	NOTES	
		MIN	MAX	MIN	MAX			
t <sub>PZL</sub> , t <sub>PZH</sub>	Output enable delay (all outputs)	1.0	10.0	1.0	10.0	ns	20	
t <sub>PZL</sub> , t <sub>PZH</sub>	t <sub>PZL</sub> , t <sub>PZH</sub> Output disable delay (all outputs)		10.0	1.0	10.0	ns	20	
t <sub>STABLE</sub> All clock stabilization from power-up		—	3	_	3	ms	7, 20	

**REFER TO NOTES ON PAGE 9.** 

#### Group offset limits

GROUP	OFFSET	MEASUREMENT LOADS (LUMPED)	MEASUREMENT POINTS	NOTES
Host to IOCLK	1.5 - 3.5 ns Host leads	IOCLK @ 30 pF	Host @ Cross point IOCLK @ 1.5 V	19, 20

#### NOTES TO THE AC TABLES:


- 1. Output drivers must have monotonic rise/fall times through the specified V<sub>OL</sub>/V<sub>OH</sub> levels.
- 2. Period, jitter, offset, and skew measured on rising edge at 1.5 V for 3.3 V clocks.
- 3. The IOCLK clock is the Host clock divided by 4 in 33 MHz mode and divided by 2 in 66 MHz mode at Host = 133 MHz. IOCLK clock is the Host clock divided by 3 in 33 MHz and divided by 2/3 in 66 MHz mode at Host = 100 MHz.
- 4. Frequency accuracy of 48 MHz must be +167 ppm to match USB default.
- 5.  $t_{HKH}$  is measured at 2.4 V for 3.3 V outputs, as shown in Figure 7.
- 6.  $t_{HKL}$  is measured at 0.4 V for all outputs as shown in Figure 7.
- the time is specified from when V<sub>DDQ</sub> achieves its normal operating level (typical condition V<sub>DDQ</sub> = 3.3 V) until the frequency output is stable and operating within specification.
- 8. t<sub>RISE</sub> and t<sub>FALL</sub> are measured as a transition through the threshold region V<sub>OL</sub> = 0.4 V and V<sub>OH</sub> = 2.4 V (1 mA) JEDEC specification.
- 9. The average period over any 1 μs period of time must be greater than the minimum specified period.
- 10. Calculated at minimum edge rate (1 V/ns) to guarantee 45-55% duty cycle. Pulse width is required to be wider at faster edge rate to ensure duty specification is met.
- 11. Test load is  $R_S$  = 33.2  $\Omega,\,R_P$  = 49.9  $\Omega.$
- 12. Must be guaranteed in a realistic system environment.
- 13. Configured for  $V_{OH}$  = 0.71 V in a 50  $\Omega$  environment.
- 14. Measured at crossing points.
- 15. Measured at 20% to 80%.
- 16. Determined as a fraction of 2\*(t<sub>RP</sub> t<sub>RN</sub>) / (t<sub>RP</sub> + t<sub>RN</sub>), where t<sub>RP</sub> is a rising edge, and t<sub>RN</sub> is an intersecting falling edge.
- 17. Frequency generated by crystal oscillator
- 18. Voltage measure point ( $V_M$  = 1.5 V).  $V_{DD}$  = 3.3 V.
- 19. All offsets are to be measured at rising edges.
- 20. Parameters are guaranteed by design.

# PCK2022RA

Product data

## AC WAVEFORMS

 $\begin{array}{l} V_M = 1.25 \ V @ \ V_{DDL} \ and \ 1.5 \ V @ \ V_{DD3} \\ V_X = V_{OL} + 0.3 \ V \\ V_Y = V_{OH} - 0.3 \ V \\ V_{OL} \ and \ V_{OH} \ are \ the typical output voltage \ drop \ that \ occur \ with \ the \ output \ load. \end{array}$ 








Figure 2. 3.3 V clock waveforms




Figure 3. State enable and disable times





Figure 4. Load circuitry for switching times






Figure 5. Power management




Figure 6. HOST CLOCK measurements





Figure 7. 3.3 V clock waveforms

# PCK2022RA



PCK2022RA

Product data

## **REVISION HISTORY**

Rev	Date	Description
_2	20030731	Product data (9397 750 11761); ECN 853-2257 30052 dated 18 June 2003. Supersedes data of 2002 June 12 (9397 750 08473).
		Modifications:
		<ul> <li>Minor changes or corrections to existing product specifications.</li> </ul>
_1	20020612	Product data (9397 750 08473); ECN 853-2257 26484 of 12 June 2002.

# PCK2022RA

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825

sales.addresses@www.semiconductors.philips.com.

For sales offices addresses send e-mail to:

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 07-03

9397 750 11761

Let's make things better.

Document order number:



Philips Semiconductors

