## DATA SHEET



# PCA9561 Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

Product data Supersedes data of 2002 May 24 2003 Jun 27





### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

**PCA9561** 



#### **FEATURES**

- Selection of non-volatile register\_n as source to MUX\_OUT pins via I<sup>2</sup>C-bus
- I<sup>2</sup>C-bus can override MUX\_SELECT pin in selecting output source
- 6-bit 5-to-1 multiplexer DIP switch
- 4 internal non-volatile registers
- Internal non-volatile registers programmable and readable via I<sup>2</sup>C-bus
- 6 open drain multiplexed outputs
- 400 kHz maximum clock frequency
- Operating supply voltage 3.0 V to 3.6 V
- 5 V and 2.5 V tolerant inputs
- Useful for Speed Step® configuration of laptop
- 2 address pins, allowing up to 4 devices on the I<sup>2</sup>C-bus
- MUX IN values readable via I2C-bus
- ESD protection exceeds 200 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JESDEC Standard JESD78 which exceeds 100 mA.


### **DESCRIPTION**

The PCA9561 is a 20-pin CMOS device consisting of four 6-bit non-volatile EEPROM registers, 6 hardware pin inputs and a 6-bit multiplexed output. It is used for DIP switch-free or jumper-less system configuration and supports Mobile and Desktop VID Configuration, where 5 preset values (4 sets of internal non-volatile registers and 1 set of external hardware pins) set processor voltage for operation in various performance or battery conservation sleep modes. The PCA9561 is also useful in server and telecom/networking applications when used to replace DIP switches or jumpers, since the settings can be easily changed via I<sup>2</sup>C/SMBus without having to power down the equipment to open the cabinet. The non-volatile memory retains the most current setting selected before the power is turned off.

The PCA9561 typically resides between the CPU and Voltage Regulator Module (VRM) when used for CPU VID (Voltage IDentification code) configuration. It is used to bypass the CPU-defined VID values and provide a different set of VID values to the VRM, if an increase in the CPU voltage is desired. An increase in CPU voltage combined with an increase in CPU frequency leads to a performance boost of up to 7.5%. Lower CPU voltage reduces power consumption. The main advantage of the PCA9561 over older devices, such as the PCA9559 or PCA9560, is that it contains four internal non-volatile EEPROM registers instead of just one or two, allowing five independent settings which allows a more accurate CPU voltage tuning depending on specific applications.

The PCA9561 has 2 address pins, allowing up to 4 devices to be placed on the same I<sup>2</sup>C-bus or SMBus.

#### **PIN CONFIGURATION**



### **PIN DESCRIPTION**

PIN	SYMBOL	FUNCTION
1	I <sup>2</sup> C SCL	Serial I <sup>2</sup> C-bus clock
2	I <sup>2</sup> C SDA	Serial bi-directional I <sup>2</sup> C-bus data
3	A0	A0 address
4-9	MUX_IN_A-F	External inputs to multiplexer
10	GND	Ground
11	MUX_SELECT	Selects MUX_IN inputs or register contents for MUX_OUT outputs
12-17	MUX_OUT_F-A	Open drain multiplexed outputs
18	A1	A1 address
19	WP	Non-volatile register write-protect
20	$V_{DD}$	Power supply: +3.0 to +3.6 V

### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
20-Pin Plastic SO	-40 to +85 °C	PCA9561D	PCA9561D	SOT163-1
20-Pin Plastic TSSOP	-40 to +85 °C	PCA9561PW	PCA9561	SOT360-1


Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

<sup>®</sup> Speed Step is a registered trademark of Intel Corp.

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### **BLOCK DIAGRAM**



### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

#### **DEVICE ADDRESS**

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9561 is shown in Figure 1. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.

The last bit of the slave address byte defines the operation to be performed. When set to logic 1 a read is selected while a logic 0 selects a write operation.




Figure 1. Slave address

#### **CONTROL REGISTER**

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9561, which will be stored in the control register. This register can be written and read via the  $\rm I^2C$ -bus.




Figure 2. Control Register

### **CONTROL REGISTER DEFINITION**

Following the address and acknowledge bit with logic 0 in the read/write bit, the first byte written is the command byte. If the command byte is reserved and therefore not valid, it will not be acknowledged. Only valid command bytes will be acknowledged.

Table 1. Register Addresses

D7	D6	D5	D4	D3	D2	D1	D0	REGISTER NAME	TYPE	REGISTER FUNCTION
0	0	0	0	0	0	0	0	EEPROM 0	Read/Write	EEPROM byte 0 register
0	0	0	0	0	0	0	1	EEPROM 1	Read/Write	EEPROM byte 1 register
0	0	0	0	0	0	1	0	EEPROM 2	Read/Write	EEPROM byte 2 register
0	0	0	0	0	0	1	1	EEPROM 3	Read/Write	EEPROM byte 3 register
1	1	1	1	1	1	1	1	MUX_IN	Read	MUX_IN values register

Table 2. Commands

D7	D6	D5	D4	D3	D2	D1	D0	COMMAND
1	1	1	1	1	0	0	0	MUX_OUT from EEPROM byte 0
1	1	1	1	1	1	0	0	MUX_OUT from EEPROM byte 1
1	1	1	1	1	0	Х	1	MUX_OUT from EEPROM byte 2
1	1	1	1	1	1	Х	1	MUX_OUT from EEPROM byte 3
1	1	1	1	1	Х	1	0	MUX_OUT from MUX_IN
1	1	1	1	1	Х	Х	1	MUX_OUT from MUX_SELECT <sup>2</sup>

#### NOTE:

- 1. All other combinations are reserved.
- 2. MUX\_SELECT pins select between MUX\_IN and EEPROM to MUX\_OUT.

2003 Jun 27

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

#### REGISTER DESCRIPTION

If the command byte is an EEPROM address, the next byte sent will be programmed into that EEPROM address on the following STOP condition, if the WP is logic 0. If more than one byte is sent sequentially, the second byte will be written in the other-volatile register, on the following STOP condition. Up to four bytes can be sent sequentially. If any more data bytes are sent after the second byte, they will not be acknowledged and no bytes will be written to the non-volatile registers. After a byte is read from or written to the EEPROM, the part automatically points to the next non-volatile register. If the command code was FFH, the MUX\_IN values are sent with the three MSBs padded with zeroes as shown below. If the command codes was 00H, then the non-volatile register 1 is sent, and if the command code was 01H, then the non-volatile register 1 is sent.

### **EEPROM Byte 0 Register**

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	Х	EEPROM 0 Data F	EEPROM 0 Data E	EEPROM 0 Data D	EEPROM 0 Data C	EEPROM 0 Data B	EEPROM 0 Data A
Read	0	0	EEPROM 0 Data F	EEPROM 0 Data E	EEPROM 0 Data D	EEPROM 0 Data C	EEPROM 0 Data B	EEPROM 0 Data A
Default	0	0	0	0	0	0	0	0

### **EEPROM Byte 1 Register**

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	Х	EEPROM 1 Data F	EEPROM 1 Data E	EEPROM 1 Data D	EEPROM 1 Data C	EEPROM 1 Data B	EEPROM 1 Data A
Read	0	0	EEPROM 1 Data F	EEPROM 1 Data E	EEPROM 1 Data D	EEPROM 1 Data C	EEPROM 1 Data B	EEPROM 1 Data A
Default	0	0	0	0	0	0	0	0

### **EEPROM Byte 2 Register**

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	Х	EEPROM 2 Data F	EEPROM 2 Data E	EEPROM 2 Data D	EEPROM 2 Data C	EEPROM 2 Data B	EEPROM 2 Data A
Read	0	0	EEPROM 2 Data F	EEPROM 2 Data E	EEPROM 2 Data D	EEPROM 2 Data C	EEPROM 2 Data B	EEPROM 2 Data A
Default	0	0	0	0	0	0	0	0

### **EEPROM Byte 3 Register**

	D7	D6	D5	D4	D3	D2	D1	D0
Write	Х	Х	EEPROM 3 Data F	EEPROM 3 Data E	EEPROM 3 Data D	EEPROM 3 Data C	EEPROM 3 Data B	EEPROM 3 Data A
Read	0	0	EEPROM 3 Data F	EEPROM 3 Data E	EEPROM 3 Data D	EEPROM 3 Data C	EEPROM 3 Data B	EEPROM 3 Data A
Default	0	0	0	0	0	0	0	0

### MUX\_IN Register

	D7	D6	D5	D4	D3	D2	D1	D0
Read	0	0	MUX_IN Data F	MUX_IN Data E	MUX_IN Data D	MUX_IN Data C	MUX_IN Data B	MUX_IN Data A

If the command byte is a MUX command byte, any additional data bytes sent after the MUX command code will not be acknowledged. If the read/write bit in the address is a logic 1, then a read operation follows and the data sent out depends on the previously stored command code.

The MUX\_SELECT\_1 pin can function as the over-ride pin as on the PCA9559 if the non-volatile register 1 is left at all 0s.

The NON\_MUXED\_OUT pin is a latched output. It is latched when MUX\_SELECT\_0 = 1. It is transparent when the MUX\_SELECT\_0 = 0. The data sent out on the NON\_MUXED\_OUT output is the 6th most significant bit of the non-volatile register. Whether this comes from the non-volatile register 0 or non-volatile register 1 depends on the command code or the external mux-select pins.

After a valid I<sup>2</sup>C write operation to the EEPROM, the part cannot be addressed via the I<sup>2</sup>C for 3.6 ms. If the part is addressed prior to this time, the part will not acknowledge its address.

### NOTE:

To ensure data integrity, the non-volatile register must be internally write protected when V<sub>DD</sub> to the I<sup>2</sup>C-bus is powered down or V<sub>DD</sub> to the component is dropped below normal operating levels.

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

#### **EXTERNAL CONTROL SIGNALS**

The Write Protect (WP) input is used to control the ability to write the content of the non-volatile registers. If the WP signal is logic 0, the I<sup>2</sup>C-bus will be able to write the contents of the non-volatile registers. If the WP signal is logic 1, data will not be allowed to be written into the non-volatile registers. In this case, the slave address and the command code will be acknowledged but the following data bytes will not be acknowledged and the EEPROM is not updated.

The factory default for the contents of the non-volatile register are all logic 0. These stored values can be read or written using the  $I^2C$ -bus (described in the next section).

The WP, MUX\_IN\*, and MUX\_SELECT signals have internal pull-up resistors. See the DC and AC Characteristics for hysteresis and signal spike suppression figures.

#### Function Table<sup>1</sup>

WP	MUX_SELECT	COMMANDS			
0	X	Write to the non-volatile registers through I <sup>2</sup> C-bus allowed			
1	X	Write to the non-volatile registers through I <sup>2</sup> C-bus not allowed			
Х	0	MUX_OUT from EEPROM byte 0-3 (EEPROM selected through I <sup>2</sup> C - see Table 2)			
X	1	MUX_OUT from MUX_IN inputs			

#### NOTE

### **POWER-ON RESET (POR)**

When power is applied to  $V_{DD}$ , an internal power-on reset holds the PCA9561 in a reset state until  $V_{DD}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the PCA9561 volatile registers and state machine will initialize to their default states.

The MUX\_OUT pin values depend on the MUX\_SELECT logic level:

- if MUX\_SELECT = 0, the MUX\_OUT pin output values will equal the previously stored EEPROM byte 0 values regardless of the last non-volative EEPROM byte selected by the command byte prior to power down.
- if MUX\_SELECT = 1, the MUX\_OUT output values will equal the MUX\_IN pin input values as shown in the Function Table.

<sup>1.</sup> This table is valid when not overridden by I<sup>2</sup>C control register.

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### CHARACTERISTICS OF THE I2C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 3).




Figure 3. Bit transfer

### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Figure 4).

### System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device initiates a transfer is the 'master' and the devices which are controlled by the master are the 'slaves' (see Figure 5).




Figure 4. Definition of start and stop conditions




Figure 5. System configuration

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### **Acknowledge**

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Figure 6. Acknowledgement on the I<sup>2</sup>C-bus

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

#### **Bus Transactions**

Data is transmitted to the PCA9561 registers using Write Byte transfers (see Figures 7 and 8). Data is read from the PCA9561 registers using Read and Receive Byte transfers (see Figure 9).




Figure 7. WRITE on 1 EEPROM — assuming WP = 0




Figure 8. WRITE on 2 EEPROMs — assuming WP = 0




Figure 9. READ MUX\_IN register

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### ABSOLUTE MAXIMUM RATINGS1, 2

In accordance with the Absolute Maximum Rating System (IEC 134).

Voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{DD}$	DC supply voltage		-0.5 to +4.6	V
VI	DC input voltage	Note 3	-1.5 to V <sub>DD</sub> +1.5	V
V <sub>OUT</sub>	DC output voltage	Note 3	-0.5 to V <sub>DD</sub> +0.5	V
T <sub>stg</sub>	Storage temperature range		-60 to +150	°C

### NOTES:

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	DADAMETER		CONDITIONS	LIN	IITS	UNIT
SYMBOL	PARAMETER		CONDITIONS	MIN	MAX	UNII
$V_{DD}$	DC supply voltage		_	3.0	3.6	V
$V_{IL}$	LOW-level input voltage	SCL, SDA	I <sub>OL</sub> = 3 mA	-0.5	0.9	V
V <sub>IH</sub>	HIGH-level input voltage	SCL, SDA	I <sub>OL</sub> = 3 mA	2.7	4.0	V
	LOW lovel extent valte re	COL CDA	I <sub>OL</sub> = 3 mA	_	0.4	V
$V_{OL}$	L LOW-level output voltage	SCL, SDA	I <sub>OL</sub> = 6 mA	_	0.6	V
V <sub>IL</sub>	LOW-level input voltage	MUX_IN, MUX_SELECT_0 MUX_SELECT_1	_	-0.5	0.8	٧
V <sub>IH</sub>	HIGH-level input voltage	MUX_IN, MUX_SELECT_0 MUX_SELECT_1	_	2.0	4.0	٧
I <sub>OL</sub>	LOW-level output current	MUX_OUT	_	_	8	mA
I <sub>OH</sub>	HIGH-level output current	MUX_OUT	_	_	100	μΑ
dt/dv	Input transition rise or fall time		_	0	10	ns/V
T <sub>amb</sub>	Operating temperature		_	-40	85	°C

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### **DC CHARACTERISTICS**

2)///				LIMITS		
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply						
$V_{DD}$	Supply voltage		3	_	3.6	V
I <sub>DDL</sub>	Supply current	Operating mode ALL inputs = 0 V	_	0.6	1	mA
I <sub>DDH</sub>	Supply current	Operating mode ALL inputs = V <sub>DD</sub>	_	_	600	μΑ
V <sub>POR</sub>	Power-on reset voltage	no load; V <sub>I</sub> = V <sub>DD</sub> or GND	_	2.3	2.7	V
Input SCL;	Input/Output SDA					
V <sub>IL</sub>	LOW-level input voltage		-0.5	_	0.8	V
V <sub>IH</sub>	HIGH-level input voltage		2	_	V <sub>DD</sub> + 0.5	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4$	3	_	_	mA
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.6	6	_	_	mA
I <sub>IH</sub>	Leakage current HIGH	$V_I = V_{DD}$	-1	_	1	μΑ
I <sub>IL</sub>	Leakage current LOW	$V_I = GND$	-1	_	1	μΑ
C <sub>I</sub>	Input capacitance		_	3	6	pF
WP and MU	JX_SELECT					
I <sub>IH</sub>	Leakage current HIGH	$V_I = V_{DD}$	-1	_	1	μΑ
I <sub>IL</sub>	Leakage current LOW	$V_I = GND$	-20	_	-50	μΑ
C <sub>I</sub>	Input capacitance		_	2.5	5	pF
Mux $A \rightarrow F$						
I <sub>IH</sub>	Leakage current HIGH	$V_I = V_{DD}$	-1	_	1	mA
I <sub>IL</sub>	Leakage current LOW	$V_I = GND$	-20	_	-50	mA
C <sub>I</sub>	Input capacitance		_	2.5	5	pF
A0 and A1	Inputs					
I <sub>IH</sub>	Leakage current HIGH	$V_I = V_{DD}$	-1	_	1	μΑ
I <sub>IL</sub>	Leakage current LOW	V <sub>I</sub> = GND	-20		-50	μΑ
C <sub>I</sub>	Input capacitance		_	2	4	pF
MUX_OUT						
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 100 μA	_	_	0.4	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 4 mA	_	_	0.7	V
I <sub>OH</sub>	HIGH-level output current	$V_{OH} = V_{DD}$	_	_	100	μΑ

### NOTES:

### NON-VOLATILE STORAGE SPECIFICATIONS

PARAMETER	SPECIFICATION
Memory cell data retention	10 years min
Number of memory cell write cycles	100,000 cycles min

Application Note AN250 I<sup>2</sup>C DIP Switch provides additional information on memory cell data retention and the minimum number of write cycles.

<sup>1.</sup>  $V_{\mbox{\scriptsize HYS}}$  is the hysteresis of Schmitt-Trigger inputs

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### **AC CHARACTERISTICS**

CVMDOL	DADAMETED			UNIT			
SYMBOL	PARAMETER	MIN.	TYP.	TYP.         MAX.           28         40           8         15			
MUX_IN ⇒ MUX	OUT						
t <sub>PLH</sub>	LOW-to-HIGH transition time	_	28	40	ns		
t <sub>PHL</sub>	HIGH-to-LOW transition time	_	8	15	ns		
$\textbf{Select} \Rightarrow \textbf{MUX\_C}$	$Select \Rightarrow MUX\_OUT$						
t <sub>PLH</sub>	LOW-to-HIGH transition time	_	30	43	ns		
t <sub>PHL</sub>	HIGH-to-LOW transition time	_	10	15	ns		
t <sub>R</sub>	Output rise time	1.0	_	3	ns/V		
t <sub>F</sub>	Output fall time	1.0	_	3	ns/V		
$C_L$	Test load capacitance on outputs	_	_	_	pF		

SYMBOL	PARAMETER	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			I <sup>2</sup> C-BUS	UNIT
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7	_	1.3	_	μs
t <sub>HD;STA</sub>	Hold time (repeated) START condition After this period, the first clock pulse is generated	4.0	_	0.6	_	μs
$t_{LOW}$	LOW period of the SCL clock	4.7	_	1.3	_	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4.0	_	0.6	_	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	4.7	_	0.6	_	μs
t <sub>HD;DAT</sub>	Data hold time	01	3.45	01	0.9	μs
t <sub>SU;DAT</sub>	Data set-up time	250	_	100	_	ns
t <sub>r</sub>	Rise time of both SDA and SCL signals	_	1000	$20 + 0.1C_b^2$	300	ns
t <sub>f</sub>	Fall time of both SDA and SCL signals	_	300	$20 + 0.1C_b^2$	300	ns
t <sub>SU;STO</sub>	Set-up time for STOP condition	4.0	_	0.6	_	μs
C <sub>b</sub>	Capacitive load for each bus line	_	400	_	400	pF
t <sub>SP</sub>	Pulse width of spikes which must be suppressed by the input filter	_	50	_	50	ns

### NOTES:

- 1. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
- 2. C<sub>b</sub> = total capacitance of one bus line in pF.




Figure 10. Definition of timing

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561




Figure 11. Open drain output enable and disable times





Figure 12. Test circuit

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bр	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	œ	v	V	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	o°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013				<del>-97-05-22</del> 99-12-27	

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



### **DIMENSIONS (mm are the original dimensions)**

						-,												
UNIT	A max.	Α1	A <sub>2</sub>	Α3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE		
SOT360-1		MO-153				<del>-95-02-04-</del> 99-12-27		

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561

### **REVISION HISTORY**

Rev	Date	Description
_2	20030627	Product data (9397 750 11677); ECN 853-2348 29936 dated 19 May 2003. Supersedes data of 2002 May 24 (9397 750 09888).
		Modifications:
		Update marketing information.
		<ul> <li>Increase number of write cycles from 3K to 100K.</li> </ul>
_1	20020524	Product data (9397 750 09888); ECN 853-2348 28311 of 24 May 2002.

### Quad 6-bit multiplexed I<sup>2</sup>C EEPROM DIP switch

PCA9561



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

#### Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 06-03

Document order number: 9397 750 11677

Let's make things better.

Philips Semiconductors



