

### NC7SBU3157 • FSAU3157

# Low Voltage SPDT Analog Switch with -2V Undershoot Protection

#### **General Description**

The NC7SBU3157 or FSAU3157 is a high performance, single-pole/double-throw (SPDT) Analog Switch or 2:1 Multiplexer/Demultiplexer Bus Switch. The device is fabricated with advanced sub-micron CMOS technology to achieve high speed enable and disable times and low On Resistance. The break before make select circuitry prevents disruption of signals on the B Port due to both switches temporarily being enabled during select pin switching. The device is specified to operate over the 1.65 to 5.5V  $\rm V_{CC}$  operating range. The control input tolerates voltages up to 5.5V independent of the  $\rm V_{CC}$  operating range.

Fairchild's integrated Undershoot Hardened Circuit (UHC™) senses undershoot at the I/Os, and responds by preventing voltage differentials from developing and turning the switch on.

#### **Features**


- Useful in both analog and digital applications
- Space saving SC70 6-lead surface mount package
- Low On Resistance:  $< 10\Omega$  on typ @ 3.3V V<sub>CC</sub>
- Broad V<sub>CC</sub> operating range: 1.65V to 5.5V
- Rail-to-Rail signal handling
- Power down high impedance control input
- Overvoltage tolerance of control input to 7.0V
- Break before make enable circuitry
- 250 MHz 3dB bandwidth
- Available in Lead (Pb) Free packaging

#### **Ordering Code:**


Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SBU3157P6X	MAA06A	U7A	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
NC7SBU3157P6X_NL	MAA06A	U7A	Pb-Free 6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel
FSAU3157P6X	MAA06A	U7A	6-Lead SC70, EIAJ SC88, 1.25mm Wide	3k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

## **Logic Symbol**



## **Analog Symbol**




### **Function Table**

Input (S)	Function
L	B <sub>0</sub> Connected to A
Н	B <sub>1</sub> Connected to A


H = HIGH Logic Level L = LOW Logic Level

## **Connection Diagrams**



(Top View)

#### Pin One Orientation Diagram



AAA = Product Code Top Mark - see ordering code.

**Note:** Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

## **Pin Descriptions**

Pin Names	Description
A, B <sub>0</sub> , B <sub>1</sub>	Data Ports
S	Control Input

#### Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \text{Supply Voltage (V}_{CC}) & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Switch Voltage (V}_{S}) \text{ (Note 2)} & -0.5 \text{V to V}_{CC} +0.5 \text{V} \\ \text{DC Input Voltage (V}_{IN}) \text{ (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{DC Input Diode Current (I}_{IK}) & & -0.5 \text{V to } +7.0 \text{V} \\ \end{array}$ 

Junction Temperature under Bias (T<sub>J</sub>) Junction Lead Temperature (T<sub>I</sub>)

(Soldering, 10 seconds) 260°C Power Dissipation ( $P_D$ ) @ +85°C 180 mW

## Recommended Operating Conditions (Note 3)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

Control Input  $V_{CC} = 2.3V - 3.6V$  0 ns/V to 10 ns/V Control Input  $V_{CC} = 4.5V - 5.5V$  0 ns/V to 5 ns/V Thermal Resistance ( $\theta_{JA}$ ) 350°C/W

**Note 1:** Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

**Note 2:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Control input must be held HIGH or LOW, it must not float.

#### **DC Electrical Characteristics**

Symbol	Davamatas	V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	Units	Conditions
Symbol	Parameter	(V)	Min Typ Max		Max	Min Max		Units	Conditions
V <sub>IH</sub>	HIGH Level	1.65 – 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V	
	Input Voltage	2.3 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		V	
V <sub>IL</sub>	LOW Level	1.65 – 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V	
	Input Voltage	2.3 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	V	
I <sub>IN</sub>	Input Leakage Current	0 – 5.5		±0.05	±0.1		±1	μА	$0 \le V_{IN} \le 5.5V$
I <sub>OZ</sub>	OFF State Leakage Current	1.65 – 5.5		±0.05	±0.1		±1	μΑ	0 ≤ A, B ≤ V <sub>CC</sub>
R <sub>ON</sub>	Switch On Resistance			3.0	15.0		15.0	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 30 mA
	(Note 4)	4.5		5.0	15.0		15.0	Ω	$V_{IN} = 2.4V, I_{O} = -30 \text{ mA}$
				7.0	15.0		15.0	Ω	$V_{IN} = 4.5V, I_{O} = -30 \text{ mA}$
		3.0		4.0	20.0		20.0	Ω	V <sub>IN</sub> = 0V, I <sub>O</sub> = 24 mA
		3.0		10.0	20.0		20.0	Ω	$V_{IN} = 3V, I_{O} = -24 \text{ mA}$
		2.3		5.0	30.0		30.0	Ω	$V_{IN} = 0V, I_{O} = 8 \text{ mA}$
		2.3		13.0	30.0		30.0	Ω	$V_{IN} = 2.3V, I_{O} = -8 \text{ mA}$
		1.65		6.5	50.0		50.0	Ω	$V_{IN} = 0V$ , $I_O = 4 \text{ mA}$
		1.00		17.0	50.0		50.0	Ω	$V_{IN} = 1.65V, I_{O} = -4 \text{ mA}$
I <sub>CC</sub>	Quiescent Supply Current	5.5			1.0		10.0		V <sub>IN</sub> = V <sub>CC</sub> or GND
	All Channels ON or OFF	5.5			1.0		10.0	μА	I <sub>OUT</sub> = 0
	Analog Signal Range	V <sub>CC</sub>	0		V <sub>CC</sub>	0	V <sub>CC</sub>	V	
R <sub>RANGE</sub>	On Resistance	4.5					25.0		$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	Over Signal Range	3.0					50.0	Ω	$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	(Note 4)(Note 8)	2.3					100	5.2	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		1.65					300		$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
$\Delta R_{ON}$	On Resistance Match	4.5		0.15					$I_A = -30 \text{ mA}, V_{Bn} = 3.15$
	Between Channels	3.0		0.2				Ω	$I_A = -24 \text{ mA}, V_{Bn} 2.1$
	(Note 4)(Note 5)(Note 6)	2.3		0.5				5.2	$I_A = -8 \text{ mA}, V_{Bn} = 1.6$
		1.65		0.5					$I_A = -4 \text{ mA}, V_{Bn} = 1.15$
V <sub>IKU</sub>	Voltage Undershoot	5.5					-2.0	V	$0.0 \text{ mA} \ge I_{IN} \ge -50 \text{ mA}, \overline{OE} 5.5V$
R <sub>flat</sub>	On Resistance Flatness	5.0		6.0					$I_A = -30 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
	(Note 4)(Note 5)(Note 7)	3.3		12.0					$I_A = -24 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		2.5		28.0				Ω	$I_A = -8 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$
		1.8		125					$I_A = -4 \text{ mA}, \ 0 \le V_{Bn} \le V_{CC}$

150°C

Note 4: Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B Ports).

Note 5: Parameter is characterized but not tested in production.

Note 6:  $\Delta R_{ON} = R_{ON} \text{ max} - R_{ON} \text{ min measured at identical } V_{CC}$ , temperature and voltage levels.

### DC Electrical Characteristics (Continued)

Note 7: Flatness is defined as the difference between the maximum and minimum value of On Resistance over the specified range of conditions.

Note 8: Guaranteed by Design.

### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>		$T_A = +25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	Units	Conditions	Figure	
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullis	Conditions	Number	
t <sub>PHL</sub>	Propagation Delay	1.65 – 1.95									
t <sub>PLH</sub>	Bus to Bus	2.3 – 2.7			1.2		1.2		V ODEN	Figures	
	(Note 10)	3.0 – 3.6			0.8		0.8	ns	V <sub>I</sub> = OPEN	2, 3	
		4.5 – 5.5			0.3		0.3				
t <sub>PZL</sub>	Output Enable Time	1.65 – 1.95	7.0		23.0	7.0	24.0				
t <sub>PZH</sub>	Turn on Time	2.3 – 2.7	3.5		13.0	3.5	14.0		$V_I = 2 \times V_{CC}$ for $t_{PZL}$	Figures	
	(A to B <sub>n</sub> )	3.0 – 3.6	2.5		6.9	2.5	7.6	ns	$V_I = 2 \times V_{CC} \text{ for } t_{PZL}$ $V_I = 0V \text{ for } t_{PZH}$	2, 3	
		4.5 – 5.5	1.7		5.2	1.7	5.7				
t <sub>PLZ</sub>	Output Disable Time	1.65 – 1.95	3.0		12.5	3.0	13.0			Figures 2, 3	
t <sub>PHZ</sub>	Turn Off Time	2.3 – 2.7	2.0		7.0	2.0	7.5		$V_I = 2 \times V_{CC}$ for $t_{PLZ}$		
	(A Port to B Port)	3.0 - 3.6	1.5		5.0	1.5	5.3	ns	$V_I = 0V$ for $t_{PHZ}$		
		4.5 – 5.5	0.8		3.5	0.8	3.8				
t <sub>B-M</sub>	Break Before Make Time	1.65 – 1.95	0.5			0.5					
	(Note 9)	2.3 – 2.7	0.5			0.5				Figure 4	
		3.0 – 3.6	0.5			0.5		ns		Figure 4	
		4.5 – 5.5	0.5			0.5					
Q	Charge Injection (Note 9)	5.0		7.0				рС	$C_L = 0.1 \text{ nF, } V_{GEN} = 0V$	Figure 5	
		3.3		3.0				рС	$R_{GEN} = 0\Omega$	Figure 5	
OIRR	Off Isolation (Note 11)	1.65 – 5.5		-57.0				dB	$R_L = 50\Omega$	Figure 6	
								uв	f=10MHz	rigure 6	
Xtalk	Crosstalk	1.65 - 5.5		-54.0				dB	$R_L = 50\Omega$	Ciaura 7	
								uв	f=10MHz	Figure 7	
BW	-3dB Bandwidth	1.65 – 5.5		250				MHz	$R_L = 50\Omega$	Figure 10	
THD	Total Harmonic Distortion								$R_L = 600 \Omega$		
	(Note 9)	5		0.011				%	0.5 V <sub>P-P</sub>		
									f = 20 Hz to 20 KHz		

Note 9: Guaranteed by Design.

Note 10: This parameter is guaranteed by design but not tested. The bus switch contributes no propagation delay other than the RC delay of the On Resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

Note 11: Off Isolation = 20  $log_{10} [V_A / V_{Bn}]$ 

## Capacitance (Note 12)

Symbol	Parameter	Тур	Max	Units	Conditions	Figure Number
C <sub>IN</sub>	Control Pin Input Capacitance	2.3		pF	V <sub>CC</sub> = 0V	
C <sub>IO-B</sub>	B Port Off Capacitance	6.5		pF	V <sub>CC</sub> = 5.0V	Figure 8
C <sub>IOA-ON</sub>	A Port Capacitance When Switch Is Enabled	18.5		pF	V <sub>CC</sub> = 5.0V	Figure 9

Note 12:  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested in production.

### **Undershoot Characteristic** (Note 13)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V <sub>OUTU</sub>	Output Voltage During Undershoot	2.5	V <sub>OH</sub> - 0.3		V	Figure 1

Note 13: This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


#### **Device Test Conditions**

Parameter	Value	Units
V <sub>IN</sub>	see Waveform	V
$R_1 = R_2$	100K	Ω
$V_{TRI}$	7.0	V
V <sub>CC</sub>	5.5	V

## Transient Input Voltage (V<sub>IN</sub>) Waveform



## **AC Loading and Waveforms**



Note: Input driven by  $50\Omega$  source terminated in  $50\Omega$  Note:  $C_L$  includes load and stray capacitance

Note: Input PRR = 1.0 MHz;  $t_W$  = 500 ns

FIGURE 2. AC Test Circuit




FIGURE 3. AC Waveforms





FIGURE 4. Break Before Make Interval Timing



## AC Loading and Waveforms (Continued)




FIGURE 5. Charge Injection Test




FIGURE 6. Off Isolation




FIGURE 7. Crosstalk




FIGURE 8. Channel Off Capacitance




FIGURE 9. Channel On Capacitance





FIGURE 10. Bandwidth


## **Tape and Reel Specification**


#### TAPE FORMAT

Package	Tape	Number	Cavity	Cover Tape
Designator	Section	Cavities	Status	Status
	Leader (Start End)	125 (typ)	Empty	Sealed
P6X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

#### TAPE DIMENSIONS inches (millimeters)









Package	Tape Size	DIM A	DIM B	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W
SC70-6	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004
3070-0	O IIIIII	(2.35)	(2.45)	$(3.5 \pm 0.10)$	$(1.35 \pm 0.10)$	(4)	(8 ± 0.1)

### REEL DIMENSIONS inches (millimeters)



Tape Size	Α	В	С	D	N	W1	W2	W3
0 mm	7.0	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1 + 0.078/-0.039
8 mm	(177.8)	(1.50)	(13.00)	(20.20)	(55.00)	(8.40 + 1.50/-0.00)	(14.40)	(W1 + 2.00/-1.00)

## Physical Dimensions inches (millimeters) unless otherwise noted



#### NOTES:

- A. CONFORMS TO EIAJ REGISTERED OUTLINE DRAWING SC88.
- B. DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH.
- C. DIMENSIONS ARE IN MILLIMETERS.

MAA06ARevC

6-Lead SC70, EIAJ SC88, 1.25mm Wide Package Number MAA06A

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use

provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.