### **INTEGRATED CIRCUITS**

# DATA SHEET

# **74F841/842**Bus interface latches

Product data Replaces datasheet 74F841/842/843/845/846 of 1999 Jun 23





### 10-bit bus interface latches, non-inverting/inverting (3-State)

### 74F841/74F842

### **FEATURES**

- High speed parallel latches
- Extra data width for wide address/data paths or buses carrying parity
- High impedance NPN base input structure minimizes bus loading
- I<sub>IL</sub> is 20 μA for minimum bus loading
- Buffered control inputs to reduce AC effects
- Ideal where high speed, light loading, or increased fan-in are required as with MOS microprocessors
- Positive and negative over-shoots are clamped to ground
- 3-State outputs glitch free during power-up and power-down
- 48 mA sink current
- Slim dual in-line 300 mil package
- Broadside pinout

### **DESCRIPTION**

The 74F841 and 74F842 bus interface latches are designed to provide extra data width for wider address/data paths of buses carrying parity.

The 74F841 consists of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the set-up and hold time is latched.

Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the output is in the high-impedance state.

The 74F842 is the inverted output version of the 74F841.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)			
74F841, 74F842	5.5 ns	60 mA			

### ORDERING INFORMATION

COMMERCIAL RANGE:  $V_{CC}$  = 5 V ± 10%;  $T_{amb}$  = 0 °C to +70 °C

Type number	Package		
	Name	Description	Version
N74F841N, N74F842N	DIP24	plastic dual in-line package; 24 leads (300 mil)	SOT222-1
N74F841D, N74F842D	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
Dn	Data inputs	1.0/0.033	20 μΑ / 20 μΑ
LE	Latch Enable input	1.0/0.033	20 μΑ / 20 μΑ
ŌĒ	Output Enable input (active-LOW)	1.0/0.033	20 μΑ / 20 μΑ
Qn	Data outputs	1200/80	24 mA / 48 mA
Qn	Data outputs	1200/80	24 mA / 48 mA

NOTE: One (1.0) FAST Unit Load is defined as: 20 µA in the HIGH state and 0.6 mA in the LOW state.


### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842


### **PIN CONFIGURATION for 74F841**




### **PIN CONFIGURATION for 74F842**




### **LOGIC SYMBOL for 74F841**




### **LOGIC SYMBOL for 74F842**



### LOGIC SYMBOL (IEEE/IEC) for 74F841




### LOGIC SYMBOL (IEEE/IEC) for 74F842




### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### **LOGIC DIAGRAM for 74F841**



### **LOGIC DIAGRAM for 74F842**



### FUNCTION TABLE for 74F841 and 74F842

	INPUTS		OUTF	PUTS	
	INFUIS		74F841	74F842	OPERATING MODE
ŌĒ	LE	Dn	Qn	Qn	
L	Н	L	L	Н	Transparent
L	Н	Н	Н	L	Transparent
L	$\downarrow$	1	L	Н	Latched
L	<b>\</b>	h	Н	L	Lateried
Н	Х	Х	Z	Z	High Impedance
L	L	Х	NC	NC	Hold

H = HIGH voltage level

L = LOW voltage level

h = HIGH state one set-up time before the HIGH-to-LOW LE transition

I = LOW state one set-up time before the HIGH-to-LOW LE transition

↓ = HIGH-to-LOW transition

X = Don't care

NC= No change

Z = High impedance "off" state

# 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### **ABSOLUTE MAXIMUM RATINGS**

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	supply voltage	−0.5 to +7.0	V
V <sub>IN</sub>	input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	input current	−30 to +5	mA
V <sub>OUT</sub>	voltage applied to output in HIGH output state	−0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	current applied to output in LOW output state	84	mA
T <sub>amb</sub>	operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	storage temperature range	-65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT		
STWIBUL	PARAMETER	MIN	NOM	MAX	UNII
V <sub>CC</sub>	supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	HIGH-level input voltage	2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	-	-	0.8	V
I <sub>IK</sub>	input clamp current	-	-	-18	mA
I <sub>OH</sub>	HIGH-level output current	-	-	-24	mA
I <sub>OL</sub>	LOW-level output current	-	-	48	mA
T <sub>amb</sub>	operating free-air temperature range	0	-	+70	°C

### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

OVMDOL	DADA	AFTED		T-(	T CONDITIONS		LIMITS		LINUT	
SYMBOL	PARA	METER		l les	ST CONDITIONS	•	MIN	TYP <sup>2</sup>	MAX	UNIT
					15 mA	± 10%V <sub>CC</sub>	2.2	_	-	V
W	LUCI I lovel output v	HIGH-level output voltage			$I_{OH} = -15 \text{ mA}$	±5%V <sub>CC</sub>	2.2	3.3	_	V
V <sub>OH</sub>	HIGH-level output v	onage		V <sub>IL</sub> = MAX; V <sub>IH</sub> = MIN	I <sub>OH</sub> = -24 mA	± 10%V <sub>CC</sub>	2.0	_	_	V
					1 <sub>OH</sub> = -24 IIIA	± 5%V <sub>CC</sub>	2.0	_	_	V
.,	LOW lavel and and	. 14		$V_{CC} = MIN;$	I <sub>OL</sub> = 32 mA	± 10%V <sub>CC</sub>	-	0.38	0.55	V
V <sub>OL</sub>	LOW-level output vo	oitage		$V_{IL} = MAX;$ $V_{IH} = MIN$	I <sub>OL</sub> = 48 mA	±5%V <sub>CC</sub>	-	0.38	0.55	V
V <sub>IK</sub>	Input clamp voltage			V <sub>0</sub>	-	-0.73	-1.2	V		
I <sub>I</sub>	Input current at maximum input voltage			V <sub>CC</sub> = 0 V; V <sub>I</sub> = 7.0 V			-	-	100	μΑ
I <sub>IH</sub>	HIGH-level input cu	HIGH-level input current			$V_{CC} = MAX; V_I = 2.7 V$			-	20	μΑ
I <sub>IL</sub>	LOW-level input cur	OW-level input current			$V_{CC} = MAX; V_I = 0.5 V$			_	-20	μΑ
I <sub>OZH</sub>	Off-state output curr HIGH-level voltage			$V_{CC} = MAX; V_O = 2.7 V$			_	_	50	μΑ
I <sub>OZL</sub>	Off-state output curr LOW-level voltage a			$V_{CC} = MAX; V_O = 0.5 V$			_	_	-50	μΑ
Ios	Short-circuit output	current <sup>3</sup>		V <sub>CC</sub> = MAX			-100	-	-225	mA
			I <sub>CCH</sub>				-	50	65	mA
		74F841	I <sub>CCL</sub>		$V_{CC} = MAX$		_	60	80	mA
1	Supply current		I <sub>CCZ</sub>				_	70	92	mA
Icc (total)	(total)	74F842	I <sub>CCH</sub>	V <sub>CC</sub> = MAX			-	40	60	mA
			I <sub>CCL</sub>				-	65	90	mA
			I <sub>CCZ</sub>				_	60	90	mA

### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at  $V_{CC}$  = 5 V,  $T_{amb}$  = 25 °C.

<sup>3.</sup> Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test, I<sub>OS</sub> tests should be performed last.

# 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### AC ELECTRICAL CHARACTERISTICS for 74F841/74F842

				LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	v	$T_{amb}$ = +25 °C $V_{CC}$ = +5.0 V $C_L$ = 50 pF; $R_L$ = 500 $Ω$			$T_{amb}$ = 0 °C to +70 °C $V_{CC}$ = +5.0 V ± 10% $C_L$ = 50 pF; $R_L$ = 500 Ω		
			MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	74F841	Waveform 1, 2	2.0 2.5	4.0 4.5	7.5 7.5	2.0 2.5	8.0 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LE to Qn	741-041	Waveform 1, 2	4.5 4.0	6.5 6.0	9.5 9.0	4.0 3.5	10.0 9.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	74F842	Waveform 1, 2	3.5 3.0	5.5 5.0	8.5 8.0	4.5 4.0	9.0 8.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LE to Qn	741-042	Waveform 1, 2	5.0 4.5	7.0 6.5	10.0 9.0	3.0 3.0	10.5 9.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time HIGH or LOW-level OE to Qn	or Qn	Waveform 4 Waveform 5	2.5 4.0	4.5 6.0	8.0 9.5	2.0 3.0	8.5 10.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time HIGH or LOW-level OE to Qn	Waveform 4 Waveform 5	1.0 1.0	4.5 5.0	8.0 8.0	1.0 1.0	8.5 8.5	ns	

### AC SET-UP REQUIREMENTS for 74F841/74F842

				LIMITS					
SYMBOL PARAMETER			TEST CONDITION	T <sub>amb</sub> = V <sub>CC</sub> = C <sub>L</sub> = 50 pF;		$T_{amb} = 0$ °( $V_{CC} = +5$ . $C_L = 50 \text{ pF}$ ;	UNIT		
			MIN	TYP	MIN	MAX			
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, HIGH or LOW Dn to LE		Waveform 3	0.0 0.0	_ _	1.0 1.0	_ _	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW Dn to LE	74F841	Waveform 3	2.5 3.0	- -	3.0 4.0	- -	ns	
t <sub>w</sub> (H)	LE pulse width, HIGH		Waveform 3	3.5	-	4.0	-	ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW Dn to LE	74F842	Waveform 3	3.0 3.5	-	3.5 4.5	- -	ns	
t <sub>w</sub> (H)	LE pulse width, HIGH		Waveform 3	3.0	_	3.0	_	ns	


### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842


### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5 \text{ V}$ .


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation delay, non-inverting path




Waveform 2. Propagation delay, inverting path



Waveform 3. Data set-up and hold times



Waveform 4. 3-State Output Enable time to HIGH level and Output Disable time from HIGH level




Waveform 5. 3-State Output Enable time to LOW level and Output Disable time from LOW level

### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

### **DEFINITIONS:**

R<sub>L</sub> = Load resistor;

see AC electrical characteristics for value.
Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

Termination resistance should be equal to  $Z_{\text{OUT}}$  of pulse generators.  $R_T =$ 

family	INP	UT PU	LSE REQU	REMEN	TS	
lallilly	amplitude	mplitude V <sub>M</sub> rep. rate		t <sub>w</sub>	t <sub>TLH</sub>	t <sub>THL</sub>
74F	3.0 V	1.5 V	1 MHz	500 ns	2.5 ns	2.5 ns

**Input Pulse Definition** 


SF00777


## 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### DIP24: plastic dual in-line package; 24 leads (300 mil)

SOT222-1





### DIMENSIONS (mm dimensions are derived from the original inch dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.7	0.38	3.94	1.63 1.14	0.56 0.43	0.36 0.25	31.9 31.5	6.73 6.25	2.54	7.62	3.51 3.05	8.13 7.62	10.03 7.62	0.25	2.05
inches	0.185	0.015	0.155	0.064 0.045	0.022 0.017	0.014 0.010	1.256 1.240	0.265 0.246	0.1	0.3	0.138 0.120	0.32 0.30	0.395 0.300	0.01	0.081

### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT222-1		MS-001				<del>99-12-27</del> 03-03-12	

# 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT137-1	075E05	MS-013				<del>-99-12-27</del> 03-02-19	

### 10-bit bus interface latches, non-inverting/inverting (3-State)

74F841/74F842

#### REVISION HISTORY

Rev	Date	Description
_4	20040123	Product data (9397 750 12746). ECN 853-1208 A15379 of 22 January 2004. Replaces Product specification 74F841/842/843/845/846_3 dated 1999 Jun 23 (9397 750 06143).
		Modifications:
		● Delete all references to 74F843, 74F845, 74F846 (products discontinued).
_3	19990623	Product specification (9397 750 06143). ECN 853-1208 21851 of 23 June 1999. Replaces datasheet 74F841/842/843/844/845/846 of 1999 Jan 08.

#### Data sheet status

Level	Data sheet status [1]	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### **Contact information**

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Date of release: 01-04

Document order number: 9397 750 12746

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

<sup>[3]</sup> For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.