

# 288Mb SIO REDUCED LATENCY (RLDRAM II)

MT49H16M18C  
MT49H32M9C

## Features

- 288Mb
- 400 MHz DDR operation (800 Mb/s/pin data rate)
- Organization
  - 16 Meg x 18, 32 Meg x 9 Separate I/O
  - 8 banks
- Cyclic bank switching for maximum bandwidth
- Reduced cycle time (20ns at 400 MHz)
- Nonmultiplexed addresses (address multiplexing option available)
- SRAM-type interface
- Read latency (RL), row cycle time, and burst sequence length
- Balanced READ and WRITE latencies in order to optimize data bus utilization
- Data mask for WRITE commands
- Differential input clocks (CK, CK#)
- Differential input data clocks (DKx, DKx#)
- On-chip DLL generates CK edge-aligned data and output data clock signals
- Data valid signal (QVLD)
- 32ms refresh (8K refresh for each bank; 64k refresh command must be issued in total each 32ms)
- 144-ball FBGA package
- HSTL I/O (1.5V or 1.8V nominal)
- 25Ω–60Ω matched impedance outputs
- 2.5V V<sub>EXT</sub>, 1.8V V<sub>DD</sub>, 1.5V or 1.8V V<sub>DDQ</sub> I/O
- On-die termination (ODT) RTT

## Options

- Clock Cycle Timing
  - 2.5ns (400 MHz)
  - 3.3ns (300 MHz)
  - 5ns (200 MHz)
- Configuration
  - 16 Meg x 18
  - 32 Meg x 9
- Package
  - 144-ball FBGA
  - (11mm x 18.5mm)

## Marking

-25  
-33  
-5

MT49H16M18CFM  
MT49H32M9CFM

FM  
BM (lead-free)<sup>1</sup>

NOTE: 1. Contact Micron for availability of lead-free products.

Figure 1: 144-Ball FBGA




Table 1: Valid Part Numbers

PART NUMBER	DESCRIPTION
MT49H16M18CFM-xx	16 Meg x 18 RLD RAM II
MT49H32M9CFM-xx	32 Meg x 9 RLD RAM II



## Table of Contents

Features	1
Options	1
Marking	1
General Description	5
Commands	10
Initialization	13
Programmable Impedance Output Buffer	14
Clock Considerations	14
Mode Register Set Command (MRS)	16
Configuration Table	17
Write Basic Information	18
Read Basic Information	21
Timing Parameters	22
AUTO REFRESH Command (AREF)	27
On-Die Termination	28
Operation with Multiplexed Addresses	30
Address Mapping	32
Configuration Table	33
Refresh Command in Multiplexed Address Mode	33
IEEE 1149.1 Serial Boundary Scan (JTAG)	35
Disabling the JTAG Feature	35
Test Access Port (TAP)	35
Test Clock (TCK)	35
Test Mode Select (TMS)	35
Test Data-In (TDI)	35
Test Data-Out (TDO)	35
Performing a TAP RESET	35
TAP Registers	36
Instruction Register	36
Bypass Register	36
Boundary Scan Register	36
Identification (ID) Register	36
TAP Instruction Set	36
Overview	36
EXTEST	36
IDCODE	36
HIGH-Z	36
CLAMP	37
SAMPLE/PRELOAD	37
BYPASS	37
Reserved	37
Absolute Maximum Ratings*	41
Data Sheet Designation	44

## List of Figures

Figure 1:	144-Ball FBGA	1
Figure 2:	Functional Block Diagram – 16 Meg x 18	6
Figure 3:	16 Meg x 18 Ball Assignment (Top View) 144-Ball FBGA	7
Figure 4:	32 Meg x 9 Ball Assignment (Top View) 144-Ball FBGA	8
Figure 5:	Clock/Input Data Clock Command/Address Timings	13
Figure 6:	Power-Up Sequence	13
Figure 7:	Clock Input	15
Figure 8:	Mode Register Set Timing	16
Figure 9:	Mode Register Set	16
Figure 10:	Mode Register Bit Map	16
Figure 11:	WRITE Command	18
Figure 12:	Basic WRITE Burst/DM Timing	18
Figure 13:	Write Burst Basic Sequence: BL = 2, RL = 4, WL = 5, Configuration 1	19
Figure 14:	Write Burst Basic Sequence: BL = 4, RL = 4, WL = 5, Configuration 1	19
Figure 15:	WRITE Followed By READ: BL = 2, RL = 4, WL = 5, Configuration 1	20
Figure 16:	WRITE Followed By READ: BL = 4, RL = 4, WL = 5, Configuration 1	20
Figure 17:	READ Command	21
Figure 18:	Basic READ Burst Timing	22
Figure 19:	READ Burst: BL = 2, RL = 4, Configuration 1	23
Figure 20:	READ Burst: BL = 4, RL = 4, Configuration 1	23
Figure 21:	READ Followed by WRITE, BL = 2, RL = 4, WL = 5, Configuration 1	24
Figure 22:	READ followed by WRITE, BL = 4, RL = 4, WL = 5, Configuration 1	24
Figure 23:	READ/WRITE Interleave: BL = 4, <sup>t</sup> RC = 4, WL = 5, Configuration 1	25
Figure 24:	READ/WRITE Interleave: BL = 4, <sup>t</sup> RC = 6, WL = 7, Configuration 2	25
Figure 25:	READ/WRITE Interleave: BL = 4, <sup>t</sup> RC = 8, WL = 9, Configuration 3	26
Figure 26:	AUTO REFRESH Command	27
Figure 27:	AUTO REFRESH Cycle	27
Figure 28:	On-Die Termination-Equivalent Circuit	28
Figure 29:	READ Burst with ODT: BL = 2, Configuration 1	28
Figure 30:	READ NOP READ with ODT: BL = 2, Configuration 1	29
Figure 31:	READ NOP NOP READ with ODT: BL = 2, Configuration 1	29
Figure 32:	Command Description in Multiplexed Address Mode	30
Figure 33:	Mode Register Set Command in Multiplexed Address Mode	31
Figure 34:	Power-Up Sequence in Multiplexed Address Mode	31
Figure 35:	Burst Refresh Operation	33
Figure 36:	WRITE Burst Basic Sequence: BL = 4, with Multiplexed Addresses, Configuration 1, WL = 6	34
Figure 37:	READ Burst Basic Sequence: BL = 4, with Multiplexed Addresses, Configuration 1, RL = 5	34
Figure 38:	TAP Controller State Diagram	35
Figure 39:	TAP Controller Block Diagram	35
Figure 40:	TAP Timing	37
Figure 41:	Output Test Conditions	42
Figure 42:	Input Waveform	42
Figure 43:	144-Ball FBGA	44

**List of Tables**

Table 1:	Valid Part Numbers	1
Table 2:	Ball Descriptions	9
Table 3:	Address Widths at Different Burst Lengths	10
Table 4:	Command Table <sup>1</sup>	10
Table 5:	Description of Commands	11
Table 6:	AC Electrical Characteristics	12
Table 7:	Clock Input Operating Conditions	15
Table 8:	RLDRAM Configuration Table	17
Table 9:	On-Die Termination DC Parameters	28
Table 10:	Address Mapping in Multiplexed Address Mode	32
Table 11:	Configuration Table In Multiplexed Address Mode	33
Table 12:	TAP AC Electrical Characteristics and Operating Conditions	37
Table 13:	TAP AC Electrical Characteristics	38
Table 14:	TAP DC Electrical Characteristics and Operating Conditions	38
Table 15:	Identification Register Definitions	39
Table 16:	Scan Register Sizes	39
Table 17:	Instruction Codes	39
Table 18:	Boundary Scan (Exit) Order	40
Table 19:	DC Electrical Characteristics and Operating Conditions	41
Table 20:	AC Electrical Characteristics and Operating Conditions	42
Table 21:	Capacitance	42
Table 22:	IDD Operating Conditions and Maximum Limits	43

## General Description

The Micron<sup>®</sup> 288Mb reduced latency DRAM (RLDRAM) II is a high-speed memory device designed for high bandwidth communication data storage. Applications include, but are not limited to, transmitting or receiving buffers in telecommunication systems and data or instruction cache applications requiring large amounts of memory. The chip's eight-bank architecture is optimized for high speed and achieves a peak bandwidth of 28.8 Gb/s, using two separate 18-bit double data rate (DDR) parts and a maximum system clock of 400 MHz.

The DDR separate I/O interface transfers two 18- or 9-bit wide data word per clock cycle at the I/O balls. The read port has dedicated data outputs to support READ operations, while the write port has dedicated input balls to support WRITE operations. Output data

is referenced to the free-running output data clock. This architecture eliminates the need for high-speed bus turnaround.

Commands, addresses, and control signals are registered at every positive edge of the differential input clock, while input data is registered at both positive and negative edges of the input data clock(s).

Read and write accesses to the RLDRAM are burst-oriented. The burst length is programmable from 2, 4, or 8 by setting the mode register.

The device is supplied with 2.5V and 1.8V for the core and 1.5V or 1.8V for the output drivers.

Bank-scheduled refresh is supported with row address generated internally.

A standard FBGA 144-ball package is used to enable ultra high-speed data transfer rates and a simple upgrade path from former products.



**Figure 3: 16 Meg x 18 Ball Assignment (Top View) 144-Ball FBGA**

	1	2	3	4	5	6	7	8	9	10	11	12
<b>A</b>	VREF	VSS	VEXT	VSS					VSS	VEXT	TMS	TCK
<b>B</b>	VDD	D4	Q4	VSSQ					VSSQ	Q0	D0	VDD
<b>C</b>	VTT	D5	Q5	VDDQ					VDDQ	Q1	D1	VTT
<b>D</b>	(A22) <sup>1</sup>	D6	Q6	VSSQ					VSSQ	QK0#	QK0	VSS
<b>E</b>	(A21) <sup>2</sup>	D7	Q7	VDDQ					VDDQ	Q2	D2	(A20) <sup>2</sup>
<b>F</b>	A5	D8	Q8	VSSQ					VSSQ	Q3	D3	QVLD
<b>G</b>	A8	A6	A7	VDD					VDD	A2	A1	A0
<b>H</b>	B2	A9	VSS	VSS					VSS	VSS	A4	A3
<b>J</b>	NF <sup>3</sup>	NF <sup>3</sup>	VDD	VDD					VDD	VDD	B0	CK
<b>K</b>	DK	DK#	VDD	VDD					VDD	VDD	B1	CK#
<b>L</b>	REF#	CS#	VSS	VSS					VSS	VSS	A14	A13
<b>M</b>	WE#	A16	A17	VDD					VDD	A12	A11	A10
<b>N</b>	A18	D14	Q14	VSSQ					VSSQ	Q9	D9	A19
<b>P</b>	A15	D15	Q15	VDDQ					VDDQ	Q10	D10	DM
<b>R</b>	VSS	QK1	QK1#	VSSQ					VSSQ	Q11	D11	VSS
<b>T</b>	VTT	D16	Q16	VDDQ					VDDQ	Q12	D12	VTT
<b>U</b>	VDD	D17	Q17	VSSQ					VSSQ	Q13	D13	VDD
<b>V</b>	VREF	ZQ	VEXT	VSS					VSS	VEXT	TDO	TDI

**NOTE:**

1. Reserved for future use. This may optionally be connected to GND.
2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to GND.
3. No Function. This signal is internally connected and has parasitic characteristics of a clock input signal.

**Figure 4: 32 Meg x 9 Ball Assignment (Top View) 144-Ball FBGA**

	1	2	3	4	5	6	7	8	9	10	11	12
<b>A</b>	VREF	VSS	VEXT	VSS					VSS	VEXT	TMS	TCK
<b>B</b>	VDD	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	Q0	D0	VDD
<b>C</b>	VTT	DNU <sup>4</sup>	DNU <sup>4</sup>	VDDQ					VDDQ	Q1	D1	VTT
<b>D</b>	(A22) <sup>1</sup>	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	QK0#	QK0	VSS
<b>E</b>	(A21) <sup>2</sup>	DNU <sup>4</sup>	DNU <sup>4</sup>	VDDQ					VDDQ	Q2	D2	A20
<b>F</b>	A5	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	Q3	D3	QVLD
<b>G</b>	A8	A6	A7	VDD					VDD	A2	A1	A0
<b>H</b>	B2	A9	VSS	VSS					VSS	VSS	A4	A3
<b>J</b>	NF <sup>3</sup>	NF <sup>3</sup>	VDD	VDD					VDD	VDD	B0	CK
<b>K</b>	DK	DK#	VDD	VDD					VDD	VDD	B1	CK#
<b>L</b>	REF#	CS#	VSS	VSS					VSS	VSS	A14	A13
<b>M</b>	WE#	A16	A17	VDD					VDD	A12	A11	A10
<b>N</b>	A18	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	Q4	D4	A19
<b>P</b>	A15	DNU <sup>4</sup>	DNU <sup>4</sup>	VDDQ					VDDQ	Q5	D5	DM
<b>R</b>	VSS	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	Q6	D6	VSS
<b>T</b>	VTT	DNU <sup>4</sup>	DNU <sup>4</sup>	VDDQ					VDDQ	Q7	D7	VTT
<b>U</b>	VDD	DNU <sup>4</sup>	DNU <sup>4</sup>	VSSQ					VSSQ	Q8	D8	VDD
<b>V</b>	VREF	ZQ	VEXT	VSS					VSS	VEXT	TDO	TDI

**NOTE:**

1. Reserved for future use. This signal is not connected.
2. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal.
3. No Function. This signal is internally connected and has parasitic characteristics of a clock input signal.
4. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to GND.



**Table 2: Ball Descriptions**

SYMBOL	TYPE	DESCRIPTION
CK, CK#	Input	Input Clock: CK and CK# are differential clock inputs. Addresses and commands are latched on the rising edge of CK. CK# is ideally 180 degrees out of phase with CK.
CS#	Input	Chip Select: CS# enables the command decoder when LOW and disables it when HIGH. When the command decoder is disabled, new commands are ignored, but internal operations continue.
WE#, REF#	Input	Command Inputs: Sampled at the positive edge of CK, WE#, and REF# define (together with CS#) the command to be executed.
A[0:20]	Input	Address Inputs: A[0:20] define the row and column addresses for READ and WRITE operations. During a MODE REGISTER SET, the address inputs define the register settings. They are sampled at the rising edge of CK. In the x18 configuration, A[20] is reserved for address expansion. These expansion addresses can be treated as address inputs, but they do not affect the operation of the device.
A21	–	Reserved for future use. This signal is internally connected and can be treated as an address input.
A22	–	Reserved for future use. This signal is not connected and may be connected to ground.
DKx, DKx#	Input	Input Data Clock: DKx and DKx# are the differential input data clocks. All input data is referenced to both edges of DK. DK# is ideally 180 degrees out of phase with DK. D0–D17 are referenced to DK0 and DK0#.
DM	Input	Input Data Mask: The DM signal is the input mask signal for WRITE data. Input data is masked when DM is sampled HIGH, along with the WRITE input data. DM is sampled on both edges of DK.
BA[0:2]	Input	Bank Address Inputs: Select to which internal bank a command is being applied.
D0–D17	Input	Data Input: The D signals form the 18-bit input data bus. During WRITE commands, the data is referenced to both edges of DK.
Q0–Q17	Output	Data Output: The Q signals form the 18-bit output data bus. During READ commands, the data is referenced to both edges of QK.
QKx, QKx#	Output	Output Data Clocks: QKx and QKx# are opposite polarity, output data clocks. During READs, they are free running and edge-aligned with data output from the RLD RAM. QKx# is ideally 180 degrees out of phase with QKx. QK0 and QK0# are aligned with Q0–Q8 and QK1 and QK1# are aligned with Q9–Q17. Consult the RLD RAM II Design Guide for more details.
QVLD	Output	Data Valid: The QVLD indicates valid output data. QVLD is edge-aligned with QKx and QKx#.
TMS TDI	Input	IEEE 1149.1 Test Inputs: These balls may be left as No Connects if the JTAG function is not used in the circuit.
TCK	Input	IEEE 1149.1 Clock Input: This ball must be tied to V <sub>SS</sub> if the JTAG function is not used in the circuit.
TDO	Output	IEEE 1149.1 Test Output: JTAG output.
ZQ	Input/Output	External Impedance [25Ω–60Ω]: This signal is used to tune the device outputs to the system data bus impedance. Q output impedance is set to 0.2 x R <sub>Q</sub> , where R <sub>Q</sub> is a resistor from this signal to ground. Connecting ZQ to GND invokes the minimum impedance mode. Connecting ZQ to V <sub>DD</sub> invokes the maximum impedance mode. Refer to Figure 10 on page 16 to activate this function.
VREF	Input	Input Reference Voltage: Nominally V <sub>DDQ</sub> /2. Provides a reference voltage for the input buffers.
VEXT	Supply	Power Supply: 2.5V nominal. See Table 19, DC Electrical Characteristics and Operating Conditions, on page 41 for range.
VDD	Supply	Power Supply: 1.8V nominal. See Table 19, DC Electrical Characteristics and Operating Conditions, on page 41 for range.

**Table 2: Ball Descriptions (continued)**

SYMBOL	TYPE	DESCRIPTION
V <sub>DDQ</sub>	Supply	DQ Power Supply: Nominally, 1.5V or 1.8V. Isolated on the device for improved noise immunity. See Table 19: "DC Electrical Characteristics and Operating Conditions" on page 41 for range.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ Ground: Isolated on the device for improved noise immunity.
V <sub>TT</sub>	Supply	Power Supply: Isolated Termination Supply. Nominally, V <sub>DDQ</sub> /2. See Table 19, DC Electrical Characteristics and Operating Conditions, on page 41 for range.
NF	–	No Function: These balls may be connected to ground.
DNU	–	Do Not Use: These balls may be connected to ground.

### Commands

According to the functional signal description, the following command sequences are possible. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

**Table 3: Address Widths at Different Burst Lengths**

BURST LENGTH	CONFIGURATION	
	x18	x9
BL = 2	19:0	20:0
BL = 4	18:0	19:0
BL = 8	17:0	18:0

**Table 4: Command Table<sup>1</sup>**

OPERATION	CODE	CS#	WE#	REF#	A(20:0)	B(2:0)	NOTES
Device Deselect/No Operation	DESEL/NOP	H	X	X	X	X	
MRS: Mode Register Set	MRS	L	L	L	OPCODE	X	2
READ	READ	L	H	H	A	BA	3
WRITE	WRITE	L	L	H	A	BA	3
AUTO REFRESH	AREF	L	H	L	X	BA	

**NOTE:**

1. X represents a "Don't Care"; H represents a logic HIGH; L represents a logic LOW; A represents a valid address; and BA represents a valid bank address.
2. Only A[17:0] are used for the MRS command.
3. See Table 3 above.

**Table 5: Description of Commands**

COMMAND	DESCRIPTION
DESEL/NOP <sup>1</sup>	The NOP command is used to perform a no operation to the RLDRAM, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.
MRS	The mode register is set via the address inputs A(17:0). See Figure 10 on page 16 for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.
READ	The READ command is used to initiate a burst read access to a bank. The value on the BA(2:0) inputs selects the bank, and the address provided on inputs A(20:0) selects the data location within the bank.
WRITE	The WRITE command is used to initiate a burst write access to a bank. The value on the BA(2:0) inputs selects the bank, and the address provided on inputs A(20:0) selects the data location within the bank. Input data appearing on the DS is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (i.e., this part of the data word will not be written).
AREF	The AREF is used during normal operation of the RLDRAM to refresh the memory content of a bank. The command is nonpersistent, so it must be issued each time a refresh is required. The value on the BA(2:0) inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a "Don't Care" during the AREF command. The RLDRAM requires 64K cycles at an average periodic interval of 0.49 $\mu$ s <sup>2</sup> (MAX). To improve efficiency, eight AREF commands (one for each bank) can be posted to the RLDRAM at periodic intervals of 3.9 $\mu$ s <sup>3</sup> .

**NOTE:**

1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.
2. Actual refresh is 32ms/8K/8 = 0.488 $\mu$ s.
3. Actual refresh is 32ms/8k = 3.90 $\mu$ s.

**Table 6: AC Electrical Characteristics**


Note 1

DESCRIPTION	SYMBOL	-25		-33		-5		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
<b>Clock</b>									
Clock cycle time	$t_{CK}, t_{DK}$	2.5	5.7	3.3	5.7	5.0	5.7	ns	
System frequency	$f_{CK}, f_{DK}$	175	400	175	300	175	200	MHz	
Clock phase jitter	$t_{CKVAR}$		0.15		0.20		0.25	ns	2
Clock HIGH time	$t_{CKH}, t_{DKH}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Clock LOW time	$t_{CKL}, t_{DKL}$	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Clock to input data clock	$t_{CKDK}$	-0.3	0.5	-0.3	1.0	-0.3	1.5	ns	
Mode register set cycle time to any command	$t_{MRSC}$	6		6		6		$t_{CK}$	
<b>Setup Times</b>									
Address/command and input setup time	$t_{AS}/t_{CS}$	0.4		0.5		0.8		ns	
Data-in and data mask to DK setup time	$t_{DS}$	0.25		0.3		0.4		ns	
<b>Hold Times</b>									
Address/command and input hold time	$t_{AH}/t_{CH}$	0.4		0.5		0.8		ns	
Data-in and data mask to DK hold time	$t_{DH}$	0.25		0.3		0.4		ns	
<b>Data and Data Strobe</b>									
Output data clock HIGH time	$t_{QKH}$	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CKH}$	
Output data clock LOW time	$t_{QKL}$	0.9	1.1	0.9	1.1	0.9	1.1	$t_{CKL}$	
QK edge to clock edge skew	$t_{CKQK}$	-0.25	0.25	-0.3	0.3	-0.5	0.5	ns	
QK edge to output data edge	$t_{QKQ0},$ $t_{QKQ1}$	-0.2	0.2	-0.25	0.25	-0.3	0.3	ns	3
QK edge to any output data edge	$t_{QKQ}$	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	4
QK edge to QVLD	$t_{QKVLD}$	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns	

**NOTE:**

1. All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.
2. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
3.  $t_{QKQ0}$  is referenced to Q0–Q8 in x18.  
 $t_{QKQ1}$  is referenced to Q9–Q17 in x18.
4.  $t_{QKQ}$  takes into account the skew between any QKx and any Q.

**Figure 5: Clock/Input Data Clock Command/Address Timings**




**Initialization**

The RLD RAM must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device.

The following sequence is used for power-up:

1. Apply power (V<sub>EXT</sub>, V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>REF</sub>, V<sub>TT</sub>) and start clock as soon as the supply voltages are stable. Apply V<sub>DD</sub> and V<sub>EXT</sub> before or at the same time as V<sub>DDQ</sub>. Apply V<sub>DDQ</sub> before or at the same time as V<sub>REF</sub> and V<sub>TT</sub>. Although there is no timing relation between V<sub>EXT</sub> and V<sub>DD</sub>, the chip starts the power-up sequence only after both voltages are at their nominal levels. The pad supply must not be applied before the core supplies. Maintain all remaining balls in NOP conditions.
2. Maintain stable conditions for 200µs (MIN).
3. Issue three MRS commands: two dummies plus one valid MRS.
4. <sup>t</sup>MRSC after the valid MRS, issue eight Auto Refresh commands, one on each bank and separated by 2,048 cycles. Initial bank refresh order does not matter.
5. After <sup>t</sup>RC, the chip is ready for normal operation.

**Figure 6: Power-Up Sequence**



### **Programmable Impedance Output Buffer**

The RLD RAM II is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (R<sub>Q</sub>) is connected between the ZQ ball and V<sub>SS</sub>. The value of the resistor must be five times the desired impedance. For example, a 300Ω resistor is required for an output impedance of 60Ω. To ensure that output impedance is one fifth the value of R<sub>Q</sub> (within 15 percent), the range of R<sub>Q</sub> is 125Ω to 300Ω.

Output impedance updates may be required because, over time, variations may occur in supply voltage and temperature. The device samples the value of R<sub>Q</sub>. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

### **Clock Considerations**


The RLD RAM II utilizes internal delay-locked loops for maximum output, data valid windows. It can be placed into a stopped-clock state to minimize power with a modest restart time of 1,024 cycles.

**Table 7: Clock Input Operating Conditions**

Notes 1–8

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Clock Input Voltage Level; CK and CK#	V <sub>IN(DC)</sub>	-0.3	V <sub>DDQ</sub> + 0.3	V	
Clock Input Differential Voltage; CK and CK#	V <sub>ID(DC)</sub>	0.2	V <sub>DDQ</sub> + 0.6	V	9
Clock Input Differential Voltage; CK and CK#	V <sub>ID(AC)</sub>	0.4	V <sub>DDQ</sub> + 0.6	V	9
Clock Input Crossing Point Voltage; CK and CK#	V <sub>IX(AC)</sub>	V <sub>DDQ</sub> /2 - 0.15	V <sub>DDQ</sub> /2 + 0.15	V	10

**Figure 7: Clock Input**




**NOTE:**

1. DKx and DKx# have the same requirements as CK and CK#.
2. All voltages referenced to V<sub>SS</sub>.
3. Tests for AC timing, I<sub>DD</sub>, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operations are tested for the full voltage range specified.
4. Outputs (except for I<sub>DD</sub> measurements) measured with equivalent load.
5. AC timing and I<sub>DD</sub> tests may use a V<sub>IL</sub>-to-V<sub>IH</sub> swing of up to 1.5V in the test environment, but input timing is still referenced to V<sub>REF</sub> (or to the crossing point for CK/CK#), and parameter specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2 V/ns in the range between V<sub>IL(AC)</sub> and V<sub>IH(AC)</sub>.
6. The AC and DC input level specifications are as defined in the HSTL Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
7. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signals other than CK/CK# is V<sub>REF</sub>.
8. CK and CK# input slew rate must be  $\geq 2$  V/ns ( $\geq 4$  V/ns if measured differentially).
9. V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on CK#.
10. The value of V<sub>IX</sub> is expected to equal V<sub>DDQ</sub>/2 of the transmitting device and must track variations in the DC level of the same.
11. CK and CK# must cross within this region.
12. CK and CK# must meet at least V<sub>ID(DC)</sub> MIN when static and centered around V<sub>DDQ</sub>/2.
13. Minimum peak-to-peak swing.

### Mode Register Set Command (MRS)

The mode register stores the data for controlling the operating modes of the memory. It programs the RLDRAM configuration, burst length, test mode, and I/O options. During a MRS command, the address inputs A(17:0) are sampled and stored in the mode register. <sup>1</sup>t<sub>MRSC</sub> must be met before any command can be issued to the RLDRAM. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete. See the RLDRAM II design guide for more details.


**Figure 8: Mode Register Set Timing**



NOTE:

MRS: MRS command and AC: any command.


**Figure 9: Mode Register Set**



NOTE:

COD: code to be loaded into the register.

**Figure 10: Mode Register Bit Map**



NOTE:

1. Bits A(17:10) *must* be set to zero.
2. BL = 8 is not available for configuration 1.
3. ±15% temperature variation.



### Configuration Table

Table 8 shows, for different operating frequencies, the different RLDRAM configurations that can be programmed into the mode register. The READ and WRITE latency (<sup>t</sup>RL and <sup>t</sup>WL) values along with the row

cycle times (<sup>t</sup>RC) are shown in clock cycles as well as in nanoseconds.

The shaded areas correspond to configurations that are not allowed.

**Table 8: RLDRAM Configuration Table**

FREQUENCY	SYMBOL	CONFIGURATION			UNIT
		1 <sup>1</sup>	2	3	
	<sup>t</sup> RC	4	6	8	cycles
	<sup>t</sup> RL	4	6	8	cycles
	<sup>t</sup> WL	5	7	9	cycles
400 MHz	<sup>t</sup> RC			20.0	ns
	<sup>t</sup> RL			20.0	ns
	<sup>t</sup> WL			22.5	ns
300 MHz	<sup>t</sup> RC		20.0	26.7	ns
	<sup>t</sup> RL		20.0	26.7	ns
	<sup>t</sup> WL		23.3	30.0	ns
200 MHz	<sup>t</sup> RC	20.0	30.0	40.0	ns
	<sup>t</sup> RL	20.0	30.0	40.0	ns
	<sup>t</sup> WL	25.0	35.0	45.0	ns

**NOTE:**

1. BL = 8 is not available for configuration 1.

### Write Basic Information


Write accesses are initiated with a WRITE command, as shown in Figure 11. Row and bank addresses are provided together with the WRITE command.

During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). A WRITE latency (WL) one cycle longer than the programmed READ latency (RL + 1) is present, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command. Figures 15 and 16 illustrate the timing requirements for a WRITE followed by a READ for bursts of two and four, respectively.

Setup and hold times for incoming D relative to the DK edges are specified as  $t_{DS}$  and  $t_{DH}$ . The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for data mask are also  $t_{DS}$  and  $t_{DH}$ .


Figure 11: WRITE Command



NOTE:

A: address; BA: bank address.

Figure 12: Basic WRITE Burst/DM Timing




### Timing Parameters


SYMBOL	-25		-33		-5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{DS}$	0.25		0.3		0.4		ns
$t_{DH}$	0.25		0.3		0.4		ns

SYMBOL	-25		-33		-5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{CKDK}$	-0.3	0.5	-0.3	1.0	-0.3	1.5	ns

**Figure 13: Write Burst Basic Sequence: BL = 2, RL = 4, WL = 5, Configuration 1**




**Figure 14: Write Burst Basic Sequence: BL = 4, RL = 4, WL = 5, Configuration 1**




**NOTE:**

1. A/BAx: Address A of bank x  
WR: WRITE command  
Dxy: Data y to bank x  
RC: Row cycle time  
WL: WRITE latency
2. Any free bank may be used in any given CMD. The sequence shown is only one example of a bank sequence.

**Figure 15: WRITE Followed By READ: BL = 2, RL = 4, WL = 5, Configuration 1**



**Figure 16: WRITE Followed By READ: BL = 4, RL = 4, WL = 5, Configuration 1**



**NOTE:**

A/BAx: Address A of bank x  
 WR: WRITE  
 Dxy: Data y to bank x

WL: WRITE latency  
 RD: READ  
 Qxy: Data y from bank x  
 RL: READ latency

### Read Basic Information

Read accesses are initiated with a READ command, as shown in Figure 17. Row and bank addresses are provided with the READ command.

During READ bursts, the memory device drives the read data edge-aligned with the QK signal. After a programmable read latency, data is available at the outputs. The data valid signal indicates that valid data will be present in the next half clock cycle.

The skew between QK and the crossing point of CK is specified as  $t_{CKQK}$ .  $t_{QKQ0}$  is the skew between QK0 and the last valid data edge considered over all the data generated at the Q signals.  $t_{QKQ1}$  is the skew between QK1 and the last valid data edge considered over all the data generated at the Q signals.  $t_{QKQx}$  is derived at each QKx clock edge and is not cumulative over time.  $t_{QKQ}$  is the maximum of  $t_{QKQ0}$  and  $t_{QKQ1}$ .


After completion of a burst, assuming no other commands have been initiated, output data (Q) will go High-Z. Back-to-back READ commands are possible, producing a continuous flow of output data.

The data valid window is derived from each QK transition and is defined as:

$$\text{MIN}(t_{QKH}, t_{QKL}) - 2(t_{QKQ} [\text{MAX}]).$$

Any READ burst may be followed by a subsequent WRITE command. Figures 21 and 22 illustrate the timing requirements for a READ followed by a WRITE.


Figure 17: READ Command



NOTE:

A: address; BA: bank address.

**Figure 18: Basic READ Burst Timing**



**Timing Parameters**


SYMBOL	-25		-33		-5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CK</sub>	2.5	5.7	3.3	5.7	5.0	5.7	ns
t <sub>CKH</sub>	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>
t <sub>CKL</sub>	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>
t <sub>CKQK</sub>	-0.25	0.25	-0.3	0.3	-0.5	0.5	ns
t <sub>QKQ</sub>	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns

SYMBOL	-25		-33		-5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>QKQ0</sub> , t <sub>QKQ1</sub>	-0.2	0.2	-0.25	0.25	-0.3	0.3	ns
t <sub>QKVLD</sub>	-0.3	0.3	-0.35	0.35	-0.4	0.4	ns
t <sub>QKH</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKH</sub>
t <sub>QKL</sub>	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CKL</sub>


**NOTE:**

1. Minimum data valid window can be expressed as MIN (t<sub>QKH</sub>, t<sub>QKL</sub>) - 2 x t<sub>QKQx</sub> (MAX).
2. t<sub>QKQ0</sub> is referenced to Q0–Q8 in x18.  
t<sub>QKQ1</sub> is referenced to Q9–Q17 in x18.
3. t<sub>QKQ</sub> takes into account the skew between any QKx and any Q.

**Figure 19: READ Burst: BL = 2, RL = 4, Configuration 1**




**Figure 20: READ Burst: BL = 4, RL = 4, Configuration 1**




**NOTE:**

- A/BA<sub>x</sub>: Address A of bank x
- RD: READ
- D<sub>xy</sub>: Data y to bank x
- RC: Row cycle time
- RL: READ latency

**Figure 21: READ Followed by WRITE, BL = 2, RL = 4, WL = 5, Configuration 1**



**Figure 22: READ followed by WRITE, BL = 4, RL = 4, WL = 5, Configuration 1**




**NOTE:**

A/BAx: Address A of bank x  
WR: WRITE command  
Dxy: Data y to bank x  
WL: WRITE latency


RD: READ command  
Qxy: Data y from bank x  
RL: READ latency



**Figure 23: READ/WRITE Interleave: BL = 4,  $t_{RC} = 4$ , WL = 5, Configuration 1**



**Figure 24: READ/WRITE Interleave: BL = 4,  $t_{RC} = 6$ , WL = 7, Configuration 2**




**NOTE:**

A/BAx: Address A of bank x  
WR: WRITE command  
Dxy: Data y to bank x  
WL: WRITE latency  
RD: READ command

Qxy: Data y from bank x  
RL: READ latency  
 $t_{RC}$ : Row cycle time

**Figure 25: READ/WRITE Interleave: BL = 4, <sup>t</sup>RC = 8, WL = 9, Configuration 3**



**NOTE:**

A/BA<sub>x</sub>: Address A of bank x  
 WR: WRITE command  
 D<sub>xy</sub>: Data y to bank x  
 WL: WRITE latency  
 RD: READ command


Q<sub>xy</sub>: Data y from bank x  
 RL: READ latency  
<sup>t</sup>RC: Row cycle time

### AUTO REFRESH Command (AREF)

AREF is used to perform a refresh cycle on one row in a specific bank. The row addresses are generated by an internal refresh counter for each bank; external address balls are “Don’t Care.” The delay between the AREF command and a subsequent command to the same bank must be at least  $t_{RC}$ .


Within a period of 32ms ( $t_{REF}$ ), the entire memory must be refreshed. Figure 27 illustrates an example of a continuous refresh sequence. Other refresh strategies, such as burst refresh, are also possible.

Figure 26: AUTO REFRESH Command



NOTE:  
BA: Bank address.

Figure 27: AUTO REFRESH Cycle




NOTE:

1. ACx: Any command on bank x  
AREF<sub>x</sub>: Auto Refresh bank x  
AC<sub>y</sub>: Any command on different bank
2.  $t_{RC}$  is configuration-dependent. Refer to Table 8, RLD RAM Configuration Table, on page 17.

### On-Die Termination

On-die termination (ODT) is enabled by setting A9 to “1” during an MRS command. With ODT on, all the DQs and DM are terminated to V<sub>TT</sub> with a resistance R<sub>TT</sub>. The command, address, and clock signals are not terminated. Figure 28 below shows the equivalent circuit of a Q driver with ODT. ODTs are dynamically switched off during READ commands and are designed to be off prior to the RLDRAM driving the bus. Similarly, ODTs are designed to switch on after the RLDRAM has issued the last piece of data. ODT at the D inputs and DM are always on.

**Figure 28: On-Die Termination-Equivalent Circuit**




**Table 9: On-Die Termination DC Parameters**

DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES
Termination Voltage	V <sub>TT</sub>	0.95 x V <sub>REF</sub>	1.05 x V <sub>REF</sub>	V	1, 2
On-Die Termination	R <sub>TT</sub>	135	165	Ω	3

**NOTE:**

1. All voltages referenced to V<sub>SS</sub> (GND).
2. V<sub>TT</sub> is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.
3. The R<sub>TT</sub> value is measured at 70°C T<sub>C</sub>.

**Figure 29: READ Burst with ODT: BL = 2, Configuration 1**




**NOTE:**


- A/BA<sub>x</sub>: address A of bank x
- RD: READ
- Q<sub>xy</sub>: Data y to bank x

RL: READ latency

**Figure 30: READ NOP READ with ODT: BL = 2, Configuration 1**



**Figure 31: READ NOP NOP READ with ODT: BL = 2, Configuration 1**



**NOTE:**

- A/BAx: address A of bank x
- RD: READ
- Qxy: Data y to bank x
- RL: READ latency


### Operation with Multiplexed Addresses

In multiplexed address mode, the address can be provided to the RLD RAM in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage that a maximum SP of 11 address balls are required to control the RLD RAM, reducing the number of balls on the controller side. The bank addresses are delivered to the

RLDRAM at the same time as the write command and the first address part, Ax.

This option is available by setting bit A5 to "1" in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in Figure 32. See Figure 34 on page 31 for the power-up sequence.

**Figure 32: Command Description in Multiplexed Address Mode**




**NOTE:**

1. Ax, Ay: Address  
BA: Bank Address
2. The minimum setup and hold times of the two address parts are defined  $t_{AS}$  and  $t_{AH}$ .

**Figure 33: Mode Register Set Command in Multiplexed Address Mode**

The addresses A0, A3, A4, A5, A8, and A9 must be set as follows in order to activate the mode register in the multiplexed address mode.




**NOTE:**

1. Bits A(17:10) *must* be set to zero.
2. BL = 8 is not available for configuration 1.
3. ±15% temperature variation.

**Figure 34: Power-Up Sequence in Multiplexed Address Mode**

The following sequence must be respected in order to power up the RLD RAM in the multiplexed address mode.



**NOTE:**

1. Address A5 must be set HIGH (muxed address mode setting when RLD RAM is in normal mode of operation).
2. Address A5 must be set HIGH (muxed address mode setting when RLD RAM is already in muxed address mode).

## Address Mapping

The address mapping is described in Table 10 as a function of data width and burst length.

**Table 10: Address Mapping in Multiplexed Address Mode**

Note 1

DATA WIDTH	BURST LENGTH	BALL	ADDRESSES										
			A0 <sup>2</sup>	A3	A4	A5 <sup>3</sup>	A8	A9	A10	A13	A14	A17	A18
x18	BL = 2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL = 4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
	BL = 8	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	X
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15
x9	BL = 2	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	A20	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL = 4	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	BL = 8	Ax	A0	A3	A4	A5	A8	A9	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15

**NOTE:**

1. X means "Don't Care."
2. Reserved for A20 expansion in multiplexed mode.
3. Reserved for A21 expansion in multiplexed mode.



### Configuration Table

In this mode, the READ and WRITE latencies are increased by one clock cycle. The RLDRAM cycle time remains the same, as described in Table 11.

**Table 11: Configuration Table In Multiplexed Address Mode**

CONFIGURATION					
FREQUENCY	SYMBOL	1 <sup>1</sup>	2	3	UNIT
	t <sub>RC</sub>	4	6	8	cycles
	t <sub>RL</sub>	5	7	9	cycles
	t <sub>WL</sub>	6	8	10	cycles
400 MHz	t <sub>RC</sub>			20.0	ns
	t <sub>RL</sub>			22.5	ns
	t <sub>WL</sub>			25.0	ns
300 MHz	t <sub>RC</sub>		20.0	26.7	ns
	t <sub>RL</sub>		23.3	30.0	ns
	t <sub>WL</sub>		26.7	33.3	ns
200 MHz	t <sub>RC</sub>	20.0	30.0	40.0	ns
	t <sub>RL</sub>	25.0	35.0	45.0	ns
	t <sub>WL</sub>	35.0	40.0	50.0	ns

NOTE:


1. BL = 8 is not available for configuration 1.

### Refresh Command in Multiplexed Address Mode

Similar to other commands, the refresh command is executed on the next rising clock edge when in the multiplexed address mode. However, since only bank

address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in Figure 35.

**Figure 35: Burst Refresh Operation**




NOTE:


- AREF: AUTO REFRESH
- AC: Any command

- Ax: First part Ax of address
- Ay: Second part Ay of address
- BAk: Bank k; k is chosen so that t<sub>RC</sub> is met

**Figure 36: WRITE Burst Basic Sequence: BL = 4, with Multiplexed Addresses, Configuration 1, WL = 6**



**Figure 37: READ Burst Basic Sequence: BL = 4, with Multiplexed Addresses, Configuration 1, RL = 5**



**NOTE:**

- Ax/BAk: Address Ax of bank k
- Ay: Address Ay of bank k
- WR: WRITE
- Djk: Data k to bank j
- WL: WRITE latency
- Qjk: Data k to bank j
- RD: READ
- RL: READ Latency

### IEEE 1149.1 Serial Boundary Scan (JTAG)

RLDRAM incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-2001. The TAP operates using logic levels associated with the VDDQ supply.

RLDRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

### Disabling the JTAG Feature

It is possible to operate RLDRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state, which will not interfere with the operation of the device.

### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Figure 38. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register (see Figure 39).

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see Figure 38). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register (see Figure 39).

Figure 38: TAP Controller State Diagram





Figure 39: TAP Controller Block Diagram



NOTE:

x = 112 for all configurations.

### Performing a TAP RESET

A reset is performed by forcing TMS HIGH (V<sub>DD</sub>) for five rising edges of TCK. This RESET does not affect the operation of the RLDRAM and may be performed while the RLDRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the RLDRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

### **Instruction Register**

Eight-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO ball, as shown in Figure 39. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary “01” pattern to allow for fault isolation of the board-level serial test data path.

### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the RLDRAM with minimal delay. The bypass register is set LOW (V<sub>SS</sub>) when the BYPASS instruction is executed.

### **Boundary Scan Register**

The boundary scan register is connected to all the input and bidirectional balls on the RLDRAM. Several balls are also included in the scan register to reserved balls. The RLDRAM has a 113-bit register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state.

The Boundary Scan Order tables (see page 40) show the order in which the bits are connected. Each bit corresponds to one of the balls on the RLDRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

### **Identification (ID) Register**

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction regis-

ter. The IDCODE is hardwired into the RLDRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

## **TAP Instruction Set Overview**

Many different instructions (28) are possible with the eight-bit instruction register. All used combinations are listed in Table 17, Instruction Codes, on page 39. These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RLDRAM is fully compliant to the 1149.1 convention.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

### **EXTEST**

The EXTEST instruction allows circuitry external to the component package to be tested. Boundary-scan register cells at output balls are used to apply a test vector, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.

### **IDCODE**

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

### **HIGH-Z**

The High-Z instruction causes the boundary scan register to be connected between the TDI and TDO. This places all RLDRAM outputs into a High-Z state.

### CLAMP

When the CLAMP instruction is loaded into the instruction register, the data driven by the output balls are determined from the values held in the boundary scan register.

### SAMPLE/PRELOAD

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 50 MHz, while the RLDRAM clock operates significantly faster. Because there is a large difference between the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To ensure that the boundary scan register will capture the correct value of a signal, the RLDRAM signal

must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ). The RLDRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

Figure 40: TAP Timing




Table 12: TAP AC Electrical Characteristics and Operating Conditions

+0°C = TC = +95°C; +1.7V = V<sub>DD</sub> = +1.9V, unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input HIGH (Logic 1) Voltage		V <sub>IH</sub>	V <sub>REF</sub> + 0.3	V <sub>DD</sub> + 0.3	V	1, 2
Input LOW (Logic 0) Voltage		V <sub>IL</sub>	V <sub>SSQ</sub> - 0.3	V <sub>REF</sub> - 0.3	V	1, 2

**Table 13: TAP AC Electrical Characteristics**

 Note 1; +0°C ≤ T<sub>C</sub> ≤ +95°C; +1.7V ≤ V<sub>DD</sub> ≤ +1.9V

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
<b>Clock</b>				
Clock cycle time	t <sub>THTH</sub>	20		ns
Clock frequency	f <sub>TF</sub>		50	MHz
Clock HIGH time	t <sub>THTL</sub>	10		ns
Clock LOW time	t <sub>TLTH</sub>	10		ns
<b>Output Times</b>				
TCK LOW to TDO unknown	t <sub>TLOX</sub>	0		ns
TCK LOW to TDO valid	t <sub>TLOV</sub>		10	ns
TDI valid to TCK HIGH	t <sub>DVTH</sub>	5		ns
TCK HIGH to TDI invalid	t <sub>THDX</sub>	5		ns
<b>Setup Times</b>				
TMS setup	t <sub>MVTH</sub>	5		ns
Capture setup	t <sub>CS</sub>	5		ns
<b>Hold Times</b>				
TMS hold	t <sub>THMX</sub>	5		ns
Capture hold	t <sub>CH</sub>	5		ns

NOTE:

- t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register.

**Table 14: TAP DC Electrical Characteristics and Operating Conditions**

 +0°C ≤ T<sub>C</sub> ≤ +95°C; +1.7V ≤ V<sub>DD</sub> ≤ +1.9V, unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	V <sub>REF</sub> + 0.15	V <sub>DD</sub> + 0.3	V	1, 2
Input Low (Logic 0) Voltage		V <sub>IL</sub>	V <sub>SSQ</sub> - 0.3	V <sub>REF</sub> - 0.15	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	I <sub>LI</sub>	-5.0	5.0	μA	
Output Leakage Current	Output disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>DDQ</sub>	I <sub>LO</sub>	-5.0	5.0	μA	
Output Low Voltage	I <sub>OLC</sub> = 100μA	V <sub>OL1</sub>		0.2	V	1
Output Low Voltage	I <sub>OLT</sub> = 2mA	V <sub>OL2</sub>		0.4	V	1
Output High Voltage	I <sub>OHC</sub>   = 100μA	V <sub>OH1</sub>	V <sub>DDQ</sub> - 0.2		V	1
Output High Voltage	I <sub>OHT</sub>   = 2mA	V <sub>OH2</sub>	V <sub>DDQ</sub> - 0.4		V	1

NOTE:

- All voltages referenced to V<sub>SS</sub> (GND).
- Overshoot: V<sub>IH(AC)</sub> ≤ V<sub>DD</sub> + 0.7V for t ≤ t<sub>CK</sub>/2.  
 Undershoot: V<sub>IL(AC)</sub> ≥ -0.5V for t ≤ t<sub>CK</sub>/2.  
 During normal operation, V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.

**Table 15: Identification Register Definitions**

INSTRUCTION FIELD	ALL DEVICES	DESCRIPTION
Revision Number (31:28)	abcd	ab = die revision cd = 10 for x36, 01 for x18, 00 for x9.
Device ID (27:12)	00jkidef10100111	def = 000 for 288M, 001 for 576M, 010 for 1G. i = 0 for common I/O, 1 for separate I/O. jk = 00 for RLDRAM, 01 for RLDRAM II.
Micron JEDEC ID Code (11:1)	00000101100	Allows unique identification of RLDRAM vendor.
ID Register Presence Indicator (0)	1	Indicates the presence of an ID register.

**Table 16: Scan Register Sizes**

REGISTER NAME	BIT SIZE
Instruction	8
Bypass	1
ID	32
Boundary Scan	113

**Table 17: Instruction Codes**

INSTRUCTION	CODE	DESCRIPTION
Extest	0000 0000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. This operation does not affect RLDRAM operations.
ID Code	0010 0001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect RLDRAM operations.
Sample/Preload	0000 0101	Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Clamp	0000 0111	Selects the bypass register to be connected between TDI and TDO. Data driven by output balls are determined from values held in the boundary scan register.
High-Z	0000 0011	Selects the bypass register to be connected between TDI and TDO. All outputs are forced into high impedance state.
Bypass	1111 1111	Places the bypass register between TDI and TDO. This operation does not affect RLDRAM operations.



**Table 18: Boundary Scan (Exit) Order**

BIT#	FBGA BALL	BIT#	FBGA BALL	BIT#	FBGA BALL
1	K1	39	R11	77	C11
2	K2	40	R11	78	C11
3	L2	41	P11	79	C10
4	L1	42	P11	80	C10
5	M1	43	P10	81	B11
6	M3	44	P10	82	B11
7	M2	45	N11	83	B10
8	N1	46	N11	84	B10
9	P1	47	N10	85	B3
10	N3	48	N10	86	B3
11	N3	49	P12	87	B2
12	N2	50	N12	88	B2
13	N2	51	M11	89	C3
14	P3	52	M10	90	C3
15	P3	53	M12	91	C2
16	P2	54	L12	92	C2
17	P2	55	L11	93	D3
18	R2	56	K11	94	D3
19	R3	57	K12	95	D2
20	T2	58	J12	96	D2
21	T2	59	J11	97	E2
22	T3	60	H11	98	E2
23	T3	61	H12	99	E3
24	U2	62	G12	100	E3
25	U2	63	G10	101	F2
26	U3	64	G11	102	F2
27	U3	65	E12	103	F3
28	V2	66	F12	104	F3
29	U10	67	F10	105	E1
30	U10	68	F10	106	F1
31	U11	69	F11	107	G2
32	U11	70	F11	108	G3
33	T10	71	E10	109	G1
34	T10	72	E10	110	H1
35	T11	73	E11	111	H2
36	T11	74	E11	112	J2
37	R10	75	D11	113	J1
38	R10	76	D10	-	-

**NOTE:**

1. Any unused balls that are in the order will read as the logic level applied to the ball site. If left floating, a value of "0" is returned.





### Absolute Maximum Ratings\*

Storage Temperature .....	-55°C to +150°C
I/O Voltage .....	-0.3V to V <sub>DDQ</sub> + 0.3V
Voltage on V <sub>EXT</sub> Supply	
Relative to V <sub>SS</sub> .....	-0.3V to +2.8V
Voltage on V <sub>DD</sub> Supply	
Relative to V <sub>SS</sub> .....	-0.3V to +2.1V
Voltage on V <sub>DDQ</sub> Supply	
Relative to V <sub>SS</sub> .....	-0.3V to +2.1V
Junction Temperature** .....	110°C

\*Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Junction temperature depends upon package type, cycle time, loading, ambient temperature, and airflow.

**Table 19: DC Electrical Characteristics and Operating Conditions**

(+0°C ≤ T<sub>C</sub> ≤ +95°C; +1.7V ≤ V<sub>DD</sub> ≤ +1.9V, unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		V <sub>EXT</sub>	2.38	2.63	V	1
Supply Voltage		V <sub>DD</sub>	1.7	1.9	V	1, 4
Isolated Output Buffer Supply		V <sub>DDQ</sub>	1.4	V <sub>DD</sub>	V	1, 4, 5
Reference Voltage		V <sub>REF</sub>	0.49 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	1-3, 8
Termination Voltage		V <sub>TT</sub>	0.95 x V <sub>REF</sub>	1.05 x V <sub>REF</sub>	V	9, 10
Input High (Logic 1) Voltage		V <sub>IH</sub>	V <sub>REF</sub> + 0.1	V <sub>DDQ</sub> + 0.3	V	1, 4
Input Low (Logic 0) Voltage		V <sub>IL</sub>	V <sub>SSQ</sub> - 0.3	V <sub>REF</sub> - 0.1	V	1, 4
Output High Current	V <sub>OH</sub> = V <sub>DDQ</sub> /2	I <sub>OH</sub>	(V <sub>DDQ</sub> /2) / (1.15 x R <sub>Q</sub> /5)	(V <sub>DDQ</sub> /2) / (0.85 x R <sub>Q</sub> /5)	mA	6, 7, 11
Output Low Current	V <sub>OL</sub> = V <sub>DDQ</sub> /2	I <sub>OL</sub>	(V <sub>DDQ</sub> /2) / (1.15 x R <sub>Q</sub> /5)	(V <sub>DDQ</sub> /2) / (0.85 x R <sub>Q</sub> /5)	mA	6, 7, 11
Clock Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	I <sub>LC</sub>	-5	5	μA	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>DDQ</sub>	I <sub>LO</sub>	-5	5	μA	
Reference Voltage Current		I <sub>REF</sub>	-5	5	μA	

**NOTE:**

- All voltages referenced to V<sub>SS</sub> (GND).
- Typically the value of V<sub>REF</sub> is expected to be 0.5 x V<sub>DDQ</sub> of the transmitting device. V<sub>REF</sub> is expected to track variations in V<sub>DDQ</sub>.
- Peak-to-peak AC noise on V<sub>REF</sub> must not exceed ±2% V<sub>REF</sub>(dc).
- Overshoot: V<sub>IH</sub>(AC) ≤ V<sub>DD</sub> + 0.7V for t ≤ t<sub>CK</sub>/2.  
Undershoot: V<sub>IL</sub>(AC) ≥ -0.5V for t ≤ t<sub>CK</sub>/2.  
During normal operation, V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.  
Control input signals may not have pulse widths less than t<sub>CK</sub>/2 or operate at frequencies exceeding t<sub>CK</sub> (MAX).
- V<sub>DDQ</sub> can be set to a nominal 1.5V + 0.1V or 1.8V + 0.1V supply
- I<sub>OH</sub> and I<sub>OL</sub> are defined as absolute values and are measured at V<sub>DDQ</sub>/2. I<sub>OH</sub> flows from the device, I<sub>OL</sub> flows into the device.
- If MRS bit A8 is 0, use R<sub>Q</sub> = 250Ω in the equation in lieu of presence of an external impedance matched resistor.
- V<sub>REF</sub> is expected to equal V<sub>DDQ</sub>/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on V<sub>REF</sub> may not exceed ±2% of the DC value. Thus, from V<sub>DDQ</sub>/2, V<sub>REF</sub> is allowed ±2%V<sub>DDQ</sub>/2 for DC error and an additional ±2%V<sub>DDQ</sub>/2 for AC noise. This measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.
- V<sub>TT</sub> is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.
- On-die termination may be selected using mode register bit 9 (see Figure 10 on page 16). A resistance R<sub>TT</sub> from each data input signal to the nearest V<sub>TT</sub> can be enabled. R<sub>TT</sub> = 150Ω (± 10%) at 70°C T<sub>C</sub>.
- For V<sub>OL</sub> and V<sub>OH</sub>, refer to the Spice Model from the RLDRAM II Command Driver.

**Table 20: AC Electrical Characteristics and Operating Conditions**


+0°C ≤ T<sub>C</sub> ≤ +95°C; +1.7V ≤ V<sub>DD</sub> ≤ +1.9V, unless otherwise noted

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage	Matched Impedance Mode	V <sub>IH</sub>	V <sub>REF</sub> + 0.2	V <sub>DDQ</sub> + 0.3	V
Input Low (Logic 0) Voltage	Matched Impedance Mode	V <sub>IL</sub>	V <sub>SSQ</sub> - 0.3	V <sub>REF</sub> - 0.2	V


**Table 21: Capacitance**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Address/Control Input Capacitance	T <sub>A</sub> = 25°C; f = 1 MHz	C <sub>I</sub>	1.5	2.5	pF
Input/Output Capacitance (D and Q)		C <sub>O</sub>	3.5	5.0	pF
Clock Capacitance		C <sub>CK</sub>	2.0	3.0	pF

**Figure 41: Output Test Conditions**




**Figure 42: Input Waveform**



**Table 22: IDD Operating Conditions and Maximum Limits**
 $+0^{\circ}\text{C} \leq T_c \leq +95^{\circ}\text{C}$ ;  $+1.7\text{V} \leq V_{DD} \leq +1.9\text{V}$ , unless otherwise note.

DESCRIPTION	CONDITIONS	SYMBOL	MAX			UNIT
			-25	-33	-5	
Standby Current	$t_{CK} = \text{Idle}$ All banks idle, no inputs toggling	ISB1 (VDD)	48	48	48	mA
		ISB1 (VEXT)	26	26	26	
Active Standby Current	$t_{CK} = \text{MIN}$ , CS# = 1 No commands, address/data change up to once every four clock cycles	ISB2 (VDD)	288	288	288	mA
		ISB2 (VEXT)	26	26	26	
Incremental Current	BL = 2, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , 1 bank active, half address changes once per $t_{RC}$ , read followed by write sequence	IDD1 (VDD)	348	305	255	mA
		IDD1 (VEXT)	41	36	36	
Incremental Current	BL = 4, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , 1 bank active, half address changes once per $t_{RC}$ , read followed by write sequence	IDD2 (VDD)	352	319	269	mA
		IDD2 (VEXT)	48	42	42	
Incremental Current	BL = 8, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , 1 bank active, half address changes once per $t_{RC}$ , read followed by write sequence	IDD3 (VDD)	408	368	286	mA
		IDD3 (VEXT)	55	48	48	
Burst Refresh Current	$t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ Cyclic bank refresh, data inputs are switching	IREF1 (VDD)	680	530	367	mA
		IREF1 (VEXT)	133	111	105	
Distributed Refresh Current	$t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ Single bank refresh, half address/data toggle	IREF2 (VDD)	325	267	221	mA
		IREF2 (VEXT)	48	42	42	
Operating Supply Current Example	BL = 2, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , cyclic bank access, half of address bits change every clock cycle, continuous data	IDD2W (VDD)	970	819	597	mA
		IDD2W (VEXT)	100	90	69	
Operating Supply Current Example	BL = 4, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , cyclic bank access, half of address bits change every two clock cycles, continuous data	IDD4W (VDD)	779	609	439	mA
		IDD4W (VEXT)	65	55	44	
Operating Supply Current Example	BL = 8, $t_{CK} = \text{MIN}$ , $t_{RC} = \text{MIN}$ , cyclic bank access, half of address bits change every four clock cycles, continuous data	IDD8W (VDD)	668	525	364	mA
		IDD8W (VEXT)	60	51	40	

**Figure 43: 144-Ball FBGA**



**NOTE:**

1. All dimensions in millimeters.

**Data Sheet Designation**

**No Marking:** This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc.

RLDRAM is a trademark of Infineon Technologies AG in various countries, and is used by Micron under license from Infineon.

All other trademarks are the property of their respective owners.