# 3.3V/2.5V 1:15 PECL/LVCMOS Clock Fanout Buffer

The MPC9449 is a 3.3V or 2.5V compatible, 1:15 clock fanout buffer targeted for high performance clock tree applications. With output frequencies up to 200 MHz and output skews less than 200 ps the device meets the needs of the most demanding clock applications.

#### Features

Semiconductor, II

eescal

- 15 LVCMOS compatible clock outputs
- Two selectable LVCMOS and one differential LVPECL compatible clock inputs
- Selectable output frequency divider (divide-by-one and divide-by-two)
- Maximum clock frequency of 200 MHz
- Maximum clock skew of 200 ps
- High-impedance output control
- 3.3V or 2.5V power supply
- Drives up to 30 series terminated clock lines
- Ambient temperature range -40°C to +85°C
- 52 lead LQFP packaging
- Supports clock distribution in networking, telecommunication and computing applications
- Pin and function compatible to MPC949

#### **Functional Description**


The MPC9449 is specifically designed to distribute LVCMOS compatible clock signals up to a frequency of 200 MHz. The device has 15 identical outputs, organized in 4 output banks. Each output bank provides a retimed or frequency divided copy of the input signal with a near zero skew. The output buffer supports driving of  $50\Omega$  terminated transmission lines on the incident edge: each output is capable of driving either one parallel terminated or two series terminated transmission lines.

Two selectable LVCMOS compatible clock inputs are available. This feature supports redundant differential clock sources. In addition, the MPC9449 accepts one differential PECL clock signal. The DSELx pins choose between division of the input reference frequency by one or two. The frequency divider can be set individually for each of the four output banks. Applying the OE control will force the outputs into high-impedance mode.

All inputs have an internal pull-up or pull-down resistor preventing unused and open inputs from floating. The device supports a 2.5V or 3.3V power supply and an ambient temperature range of -40°C to +85°C. The MPC9449 is pin and function compatible but performance-enhanced to the MPC949. The device is packaged in a 52-lead LQFP package.



digitaldna



### Table 1: FUNCTION TABLE

Control	Default	0	1
PCLK_SEL	0	LVCMOS clock input selected (CCLK0 or CCLK1)	PCLK differential input selected
CCLK_SEL	0	CCLK0 selected	CCLK1 selected
DSELA, DSELB, DSELC, DSELD	0 0 0 0	÷1	÷2
MR/OE	1	Outputs enabled	Outputs disabled (high impedance)

#### Table 2: PIN CONFIGURATION

Pin	I/O	Туре	Function
PCLK, PCLK	Input	LVPECL	Differential LVPECL clock input
CCLK0, CCLK1	Input	LVCMOS	LVCMOS clock inputs
PCLK_SEL	Input	LVCMOS	LVPECL clock input select
CCLK_SEL	Input	LVCMOS	LVCMOS clock input select
DSELA, DSELB, DSELC, DSELD	Input	LVCMOS	Clock divider selection
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate)
QA0-1, QB0-2, QC0-3, QD0-5	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply (GND)
VCC	Supply	VCC	Positive power supply for I/O and core. All VCC pins must be connected to the positive power supply for correct operation

#### Table 3: GENERAL SPECIFICATIONS

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch–Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		12		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	Inputs

#### Table 4: ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Symbol	Characteristics	Min	Мах	Unit	Condition
VCC	Supply Voltage	-0.3	3.8	V	
VIN	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
Vout	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
IOUT	DC Output Current		±50	mA	
Τ <sub>S</sub>	Storage Temperature	-65	125	°C	

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

#### Table 5: DC CHARACTERISTICS (V<sub>CC</sub> = $3.3V \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VIH	Input high voltage	2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input low voltage			0.8	V	LVCMOS
VOH	Output High Voltage	2.4			V	I <sub>OH</sub> =-24 mA <sup>a</sup>
V <sub>PP</sub>	Peak-to-peak input voltage PCLK, PCLK	250			mV	LVPECL
VCMRb	Common Mode Range PCLK, PCLK	1.0		V <sub>CC</sub> -0.6	V	LVPECL
VOL	Output Low Voltage			0.55 0.30	V V	I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 12 mA
ZOUT	Output impedance		14 - 17		Ω	
I <sub>IN</sub>	Input Current			±200	μΑ	V <sub>IN</sub> =V <sub>CC</sub> or GND
ICCQ	Maximum Quiescent Supply Current			10	mA	All V <sub>CC</sub> Pins

a The MPC9449 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two  $50\Omega$  series terminated transmission lines.

b V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

#### Table 6: AC CHARACTERISTICS (V\_{CC} = $3.3V \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)<sup>a</sup>

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
VPP	Peak-to-peak input voltage PCLK, PCLK	400		1000	mV	LVPECL
VCMR <sup>C</sup>	Common Mode Range PCLK, PCLK	1.0		V <sub>CC</sub> -0.6	V	LVPECL
fmax	Output frequency	0		200	MHz	
fref	Input Frequency	0		200	MHz	
<sup>t</sup> P, REF	Reference Input Pulse Width	1.5			ns	
t <sub>r</sub> , t <sub>f</sub>	CCLK0, CCLK1 Input Rise/Fall Time			1.0	ns	0.8 to 2.0V
<sup>t</sup> sk(O)	Output-to-output Skew Qa outputs   Qb outputs Qc outputs   Qd outputs Qd outputs   same frequency All outputs   different frequencies All outputs			50 50 100 200 300	ps ps ps ps ps ps	
<sup>t</sup> sk(PP)	Device-to-device Skew		2.5		ns	
<sup>t</sup> sk(P)	Output Pulse Skew			250	ps	DC <sub>REF</sub> = 50%
<sup>t</sup> PLH, HL	Propagation delay CCLK0 or CCLK1 to any Q PCLK to any Q	1.0 1.0	3.0 3.0	5.0 5.0	ns ns	
<sup>t</sup> PLZ, HZ	Output Disable Time OE to any Q			11	ns	
<sup>t</sup> PZL, LZ	Output Enable Time OE to any Q			11	ns	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time <sup>c</sup>	0.1		1.0	ns	0.55 to 2.4V
<sup>t</sup> JIT(CC)	Cycle-to-cycle jitter RMS (1 σ)		TBD		ps	

a AC characteristics apply for parallel output termination of  $50\Omega$  to V<sub>TT</sub>.

b V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> or V<sub>PP</sub> impacts propagation delay.

c An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.

#### Table 7: DC CHARACTERISTICS (V<sub>CC</sub> = $2.5V \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}$ C to $85^{\circ}$ C)

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
VIH	Input high voltage		1.7		V <sub>CC</sub> + 0.3	V	LVCMOS
VIL	Input low voltage		-0.3		0.7	V	LVCMOS
VPP	Peak-to-peak input voltage	PCLK, PCLK	250			mV	LVPECL
V <sub>CMR</sub> a	Common Mode Range	PCLK, PCLK	1.0		V <sub>CC</sub> -0.6	V	LVPECL
Vон	Output High Voltage		1.8			V	I <sub>OH</sub> =-15 mA <sup>b</sup>
VOL	Output Low Voltage				0.6	V	IOL= 15 mA
ZOUT	Output impedance			17 - 20		Ω	
IIN	Input Current <sup>C</sup>				±200	μΑ	VIN=VCC or GND
ICC	Maximum Quiescent Supply Cur	rent			10	mA	All V <sub>CC</sub> Pins

a V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

b The MPC9449 is capable of driving  $50\Omega$  transmission lines on the incident edge. Each output drives one  $50\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>.

c Inputs have pull-down or pull-up resistors affecting the input current.

#### Table 8: AC CHARACTERISTICS (V\_{CC} = 2.5V $\pm$ 5%, T\_A = -40°C to 85°C)<sup>a</sup>

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
VPP	Peak-to-peak input voltage PCLK, PCLK	400		1000	mV	LVPECL
VCMRb	Common Mode Range PCLK, PCLK	1.2		V <sub>CC</sub> -0.6	V	LVPECL
f <sub>max</sub>	Output frequency	0		200	MHz	
fref	Input Frequency	0		200	MHz	
<sup>t</sup> P, REF	Reference Input Pulse Width	1.5			ns	
tr, tf	CCLK Input Rise/Fall Time			1.0	ns	0.7 to 1.7V
<sup>t</sup> sk(O)	Output-to-output Skew Qa outputs Qb outputs Qc outputs Qd outputs Same frequency All outputs different frequencies All outputs			50 50 100 200 300	ps ps ps ps ps ps	
t <sub>sk(PP)</sub>	Device-to-device Skew		5.0		ns	
<sup>t</sup> SK(P)	Output Pulse Skew			350	ps	DC <sub>REF</sub> = 50%
<sup>t</sup> PLH, HL	Propagation delay CCLK0 or CCLK1 to any Q PCLK to any Q	1.0 1.0	3.5 3.5	7.0 7.0	ns ns	
<sup>t</sup> PLZ, HZ	Output Disable Time OE to any Q			11	ns	
<sup>t</sup> PZL, LZ	Output Enable Time OE to any Q			11	ns	
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Time <sup>c</sup>	0.1		1.0	ns	0.6 to 1.8V
<sup>t</sup> JIT(CC)	Cycle-to-cycle jitter RMS (1 σ)		TBD		ps	

a AC characteristics apply for parallel output termination of  $50\Omega$  to V<sub>TT</sub>.

b V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> or V<sub>PP</sub> impacts propagation delay.

c An input rise/fall time greater than that specified may be used, but AC characteristics are not guaranteed under such a condition.

#### **APPLICATIONS INFORMATION**

#### **Driving Transmission Lines**

The MPC9449 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than  $20\Omega$  the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines the signal at the end of the line with a 50 $\Omega$  resistance to V<sub>CC</sub>+2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9449 clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 3. "Single versus Dual Transmission Lines" illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9449 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 3. Single versus Dual Transmission Lines

The waveform plots in Figure 4. "Single versus Dual Line Termination Waveforms" show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9449 output buffer is more than sufficient to drive  $50\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9449. The output waveform in Figure 4. "Single versus Dual Line Termination Waveforms" shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the  $36\Omega$  series resistor plus the output

impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{array}{l} \mathsf{V}_{\mathsf{L}} = \mathsf{V}_{\mathsf{S}} \left( \ \mathsf{Z}_{0} \div (\mathsf{R}_{\mathsf{S}} + \mathsf{R}_{0} + \mathsf{Z}_{0}) \right) \\ \mathsf{Z}_{0} = \ 50\Omega \mid\mid 50\Omega \\ \mathsf{R}_{\mathsf{S}} = \ 36\Omega \mid\mid 36\Omega \\ \mathsf{R}_{0} = \ 14\Omega \\ \mathsf{V}_{\mathsf{L}} = \ 3.0 \left( \ 25 \div (18 + 17 + 25) \right) \\ = \ 1.31\mathsf{V} \end{array}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6V. It will then increment towards the quiescent 3.0V in steps separated by one round trip delay (in this case 4.0ns).

1. Final skew data pending specification.




Figure 4. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 5. "Optimized Dual Line Termination" should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 5. Optimized Dual Line Termination




Figure 6. CCLK MPC9449 AC test reference for V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 2.5V






Figure 7. PCLK MPC9449 AC test reference



The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

### Figure 8. Output-to-output Skew tSK(O)



#### Figure 10. Propagation delay (tpp) test reference






Figure 12. Output Transition Time Test Reference




#### Figure 9. Propagation delay (tpD) test reference











The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs



MPC9449





NOTES

MPC9449

NOTES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the patt. Motorola and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T. Hong Kong. 852–26668334

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors/

