MC68HC05SU3A

TECHNICAL DATA



INPUT/OUTPUT PORTS
MEMORY AND REGISTERS
RESETS AND INTERRUPTS
TIMER
CPU CORE AND INSTRUCTION SET
LOW POWER MODES
OPERATING MODES
ELECTRICAL SPECIFICATIONS
MECHANICAL SPECIFICATIONS

GENERAL DESCRIPTION

PIN DESCRIPTIONS

For More Information On This Product. Go to: www.freescale.com

	Freescale Semiconductor, Inc.
1	GENERAL DESCRIPTION
2	PIN DESCRIPTIONS
3	INPUT/OUTPUT PORTS
: 4	MEMORY AND REGISTERS
5	RESETS AND INTERRUPTS
6	TIMER
7	CPU CORE AND INSTRUCTION SET
8	LOW POWER MODES
9	OPERATING MODES
10	ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

MC68HC05SU3A

High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Unit

Conventions

Register and bit mnemonics are defined in the paragraphs describing them.

An overbar is used to designate an active-low signal, eg: RESET.

Unless otherwise stated, blank cells in a register diagram indicate that the bit is either unused or reserved; shaded cells indicate that the bit is not described in the following paragraphs; 'u' is used to indicate an undefined state (on reset).

TABLE OF CONTENTS

Paragrap Number	oh TITLE	Page Number
	1 GENERAL DESCRIPTION	
1.1 1.2 1.3	Features Mask Options MCU Structure	1-2
	2 PIN DESCRIPTIONS	
2.1 2.2 2.2.1 2.2.2 2.2.3 2.3	Functional Pin Descriptions OSC1 and OSC2 Connections Crystal Oscillator External Clock RC Oscillator Option Pin Assignments	2-2 2-3 2-3 2-4
	3 INPUT/OUTPUT PORTS	
3.1 3.1.1 3.1.2 3.2 3.3 3.4 3.5 3.5.1	Parallel Ports	3-1 3-2 3-2 3-3 3-3
	4 MEMORY AND REGISTERS	
4.1	I/O Registers	4-1

Paragrap Number	h TITLE	Page Numbe
4.2	RAM	4-1
4.3	ROM	
4.4	Memory Map	
4.5	I/O Registers Summary	4-3
	5 RESETS AND INTERRUPTS	
5.1	RESETS	5-1
5.1.1	Power-On Reset (POR)	
5.1.2	RESET Pin	
5.1.3	Low Voltage Reset (LVR)	
5.2	INTERRUPTS	
5.2.1	Non-maskable Software Interrupt (SWI)	
5.2.2	Maskable Hardware Interrupts	5-5
5.2.2.1	External Interrupt (IRQ)	5-5
5.2.2.2	, ,	
5.2.2.3	·	
5.2.2.4	Keyboard Interrupt (KBI)	5-8
	6 TIMER	
6.1	Timer Overview	
6.2	Timer Control Register (TCR)	
6.3	Timer Data Register (TDR)	
6.4	Operation during Low Power Modes	6-4
	7 CPU CORE AND INSTRUCTION SET	r
	of a done and marked flow de	•
7.1	Registers	
7.1.1	Accumulator (A)	
7.1.2	Index register (X)	
7.1.3	Program counter (PC)	
7.1.4 7.1.5	Stack pointer (SP)	
7.1.5 7.2	Condition code register (CCR)	
7.2 7.2.1	Register/memory Instructions	
7.2.1	Branch instructions	
7.2.2	Bit manipulation instructions	
7.2.4	Read/modify/write instructions	
7.2.5	Control instructions	

Paragrapl Number	h TITLE	Page Number
7.2.6	Tables	7-1
7.2.0	Addressing modes	
7.3 7.3.1	Inherent	
7.3.1	Immediate	
7.3.3	Direct	
7.3.4	Extended	
7.3.5	Indexed, no offset	
7.3.6	Indexed, 8-bit offset	
7.3.7	Indexed, 16-bit offset	
7.3.8	Relative	
7.3.9	Bit set/clear	_
7.3.10		
7.0.10	Dit tost and branch	
	8	
	LOW POWER MODES	
0.4	STOP Mode	0.4
8.1 8.2	WAIT Mode	
o.∠ 8.3	SLOW Mode	
0.3	SLOW Mode	3
	9	
	OPERATING MODES	
9.1	User Mode	0.4
9.1 9.2	Self-Check Mode	
9.2	Sell-Crieck Mode	9-1
	10	
	ELECTRICAL SPECIFICATIONS	
10.1	Maximum Ratings	10-1
10.1	Thermal Characteristics.	
10.2	DC Electrical Characteristics	
10.3	Control Timing	
10.4	Control Finning	10-5
	11	
	MECHANICAL SPECIFICATIONS	
11.1	40-Pin DIP Package (Case 711-03)	11-2
11.2	42-Pin SDIP Package (Case 858-01)	
11.3	44-pin QFP Package (Case 824A-01)	
11.3	++-piii Qi i Fackaye (Case 024A-UI)	11 - 3

THIS PAGE LEFT BLANK INTENTIONALLY

LIST OF FIGURES

Figure Number	TITLE	Page Number
1-1	MC68HC05SU3A Block Diagram	1-3
2-1	Oscillator Connections	2-3
2-2	Typical Oscillator Frequency for Selected External Resistor	2-4
2-3	Typical Oscillator Frequency for Wire-Strap Connection	2-4
2-4	Pin Assignment for 40-pin PDIP	2-5
2-5	Pin Assignment for 42-pin SDIP	2-6
2-6	Pin Assignment for 44-pin QFP	2-6
3-1	Port I/O Circuitry	3-2
4-1	MC68HC05SU3A Memory Map	4-2
5-1	Interrupt Stacking Order	5-3
5-2	Hardware Interrupt Processing Flowchart	5-4
5-3	External Interrupt	5-6
5-4	Keyboard Interrupt Circuitry	5-8
6-1	Timer Block Diagram	6-2
7-1	Programming model	7-1
7-2	Stacking order	7-2
8-1	STOP and WAIT Mode Flowcharts	8-2
9-1	MC68HC05SU3A Self-Check Circuit	9-2
11-1	40-pin DIP Package	11-2
11-2	42-pin SDIP Package	11-2
1-3	44-pin QFP Package	11-3

THIS PAGE LEFT BLANK INTENTIONALLY

LIST OF TABLES

Table Number	TITLE	Page Numbe
1-1	Power-On Reset Delay Mask Option	1-2
3-1	I/O Pin Functions	3-1
4-1	MC68HC05SU3A I/O Registers	4-3
5-1	Reset/Interrupt Vector Addresses	5-3
7-1	MUL instruction	7-5
7-2	Register/memory instructions	
7-3	Branch instructions	
7-4	Bit manipulation instructions	7-6
7-5	Read/modify/write instructions	7-7
7-6	Control instructions	7-7
7-7	Instruction set	
7-8	M68HC05 opcode map	
9-1	Mode Selection	
9-2	Self-Check Report	9-3
10-1	DC Electrical Characteristics	
10-2	Control Timing	

THIS PAGE LEFT BLANK INTENTIONALLY

1 GENERAL DESCRIPTION

The MC68HC05SU3A HCMOS microcontroller is a member of the M68HC05 family of low-cost single-chip microcontrollers. This 8-bit microcontroller unit (MCU) contains on-chip oscillator, CPU, RAM, ROM, I/O, and Timer. The MC68HC05SU3A is pin compatible with the MC6805U3 and is provided as a low power upgrade path for MC6805U3 applications. The low power advantage of CMOS is combined with the addition of I/O and port modifications which help eliminate external components in cost sensitive applications.

1.1 Features

- Fully static chip design featuring the industry standard 8-bit M68HC05 core
- Pin compatible with the MC6805U3
- Power saving STOP, WAIT, and SLOW modes
- 3840 bytes of user ROM with security feature
- 192 bytes of user RAM (64 bytes for stack)
- 32 bidirectional I/O lines
- · Keyboard interrupts
- 8-bit count-down timer with programmable 7-bit prescaler
- On-chip crystal oscillator, with built-in capacitor for RC option
- Second software programmable external interrupt line (IRQ2)
- Direct LED drive capability on all ports
- Programmable 20ΚΩ pull-up resistors integrated into I/O ports (1.9ΚΩ pull-up resistors integrated into PB0 and PB1)
- Internal 60 KΩ pull-up resistor on RESET pin
- Internal 100KΩ pull-up resistor on IRQ pin
- Low Voltage Reset
- Available in 40-pin PDIP, 42-pin SDIP and 44-pin QFP packages

1.2 Mask Options

The following mask options are available:

- RC or Crystal Oscillator (see Section 2.2). The default is crystal option.
- IRQ pull-up resistor enabled or disabled.
- Power-On Reset delay Table 1-1 shows available options. The default value is 4096 cycles.

Table 1-1 Power-On Reset Delay Mask Option

Power-On Reset Delay (cycles)
256
512
1024
2048
4096
8192
16384
32768

 Power-On Reset Slow mode. If enabled, the device goes into Slow mode directly upon power-on reset. The bus frequency is 16 times slower than the normal mode. Thus, the power-on reset delay will also be 16 times longer. The default setting is "Slow mode" disabled.

1.3 MCU Structure

Figure 1-1 shows a block diagram of the MC68HC05SU3A MCU.

KEYBOARD INTERRUPT USER ROM - 3840 BYTES PORT A DDR A PA0 - PA7 SELF-CHECK - 240 BYTES RAM - 192 BYTES PORT B DDR B PB0 - PB7 ACCUMULATOR M68HC05 **CPU** INDEX REGISTER 0 0 0 0 0 1 1 PROGRAM COUNTER ĪRQ — 1 1 1 H I N Z C RESET -- RESET ► PD7 PD6/IRQ2 LOW VOLTAGE PD5 RESET DDR D 7-BIT PRESCALER PD4 PD3 **POWER** PD2 8-BIT COUNTER PD1 VDD PD0 TIMER CONTROL VSS -OSC1 -OSC OSC2 -

Freescale Semiconductor, Inc.

Figure 1-1 MC68HC05SU3A Block Diagram

TIMER -

THIS PAGE LEFT BLANK INTENTIONALLY

2 PIN DESCRIPTIONS

This section provides a description of the functional pins of the MC68HC05SU3A microcontroller.

2.1 Functional Pin Descriptions

PIN NAME	40-pin PDIP PIN No.	42-pin SDIP PIN No.	44-pin QFP PIN No.	DESCRIPTION
VDD	4	5	10, 33	Power is supplied to the MCU using these pins.
VSS	1	_	32	VDD should be connected to the positive supply.
VSS(INT)	_	1	6	VSS, VSS(INT), and VSS(EXT) should be connected to
VSS(EXT)	_	2	7	supply ground.
VPP	7	8	13	This is not used, it should be connected to VDD or VSS.
ĪRQ	3	4	9	 IRQ is software programmable to provide two choices of interrupt triggering sensitivity. These options are: negative-edge-sensitive triggering only, or both negative-edge-sensitive and level-sensitive triggering. This pin has an integrated pull-up resistor to VDD but should be tied to VDD if not needed to improve noise immunity. The IRQ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. The voltage on this pin may affect the mode of operation as described in Section 9.
RESET	2	3	8	This pin can be used as an input to reset the MCU to a known start-up state by pulling it to the low state. The RESET pin contains an internal Schmitt trigger to improve its noise immunity as an input. It also has an internal pull-down device that pulls the RESET pin low during the power-on reset cycles and an integrated pull-up resistor to VDD.
TIMER	8	9	14	The TIMER pin provides an optional gating input to the timer. Refer to Section 6 for additional information.
OSC1, OSC2	5, 6	6, 7	11, 12	The OSC1 and OSC2 pins are the connections for the on-chip oscillator. See Section 2.2 for detail.

PIN NAME	40-pin PDIP PIN No.	42-pin SDIP PIN No.	44-pin QFP PIN No.	DESCRIPTION
PA0-PA7	33-40	34-41	42-44, 1-5	These eight I/O lines comprise port A. The state of any pin is software programmable. All port A lines are configured as input during power-on or external reset. PA0-PA7 are also associated with the Keyboard Interrupt function. Each pin is equipped with a programmable integrated 20K Ω pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. See Section 3 for details on the I/O ports.
PB0-PB7	25-32	26-33	31, 35-41	These eight I/O lines comprise port B. The state of any pin is software programmable. All port B lines are configured as input during power-on or external reset. PB0 and PB1 are equipped with an integrated 1.9K Ω pull-up resistor. PB2-PB7 are equipped with a programmable integrated 20K Ω pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. PB5-PB7 can also be programmed to provide a lower current drive of 2mA. See Section 3 for details on the I/O ports.
PC0-PC7	9-16	10-17	15-22	These eight I/O lines comprise port C. The state of any pin is software programmable. All port C lines are configured as input during power-on or external reset. Each pin is equipped with a programmable integrated $20 \mbox{K}\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a current drive of 10mA. See Section 3 for details on the I/O ports.
PD0-PD7	24-21, 20-17	25-22, 21-18	30-23	These eight I/O lines comprise port D. The state of any pin is software programmable. All port D lines are configured as input during power-on or external reset. Each pin is equipped with a programmable integrated $20K\Omega$ pull-up resistor connected to VDD when configured as input. When programmed as output, each pin can provide a
ĪRQ2	18	19	24	current drive of 10mA. PD6 is configured as IRQ2 by setting IRQ2E in the Miscellaneous Control Register (\$0C). See Section 3 for details on the I/O ports.

2.2 OSC1 and OSC2 Connections

The OSC1 and OSC2 pins are the connections for the on-chip oscillator — the following configurations are available:

- 1) A crystal or ceramic resonator as shown in Figure 2-1(a).
- 2) An external clock signal as shown in Figure 2-1(b).
- 3) RC options as shown in Figure 2-1(c) and Figure 2-1(d).

The external oscillator clock frequency, f_{OSC} , is divided by two to produce the internal operating frequency, f_{OP} .




Figure 2-1 Oscillator Connections

2.2.1 Crystal Oscillator

The circuit in Figure 2-1(a) shows a typical oscillator circuit for an AT-cut, parallel resonant crystal. The crystal manufacturer's recommendations should be followed, as the crystal parameters determine the external component values required to provide maximum stability and reliable start-up. The load capacitance values used in the oscillator circuit design should include all stray capacitances. The crystal and components should be mounted as close as possible to the pins for start-up stabilization and to minimize output distortion. An external start-up resistor of approximately $10M\Omega$ is needed between OSC1 and OSC2 for the crystal type oscillator.

2.2.2 External Clock

An external clock from another CMOS-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in Figure 2-1(b).

2.2.3 RC Oscillator Option

This configuration is intended to be the lowest cost option in applications where oscillator accuracy is not important. An internal constant current source and a capacitor have been integrated on-chip, connected between the OSC2 pin and VSS. Thus by either connecting a resistor to VDD from OSC2 or by putting a wire strap between OSC1 and OSC2 self-oscillations at the frequency as shown in Figure 2-2 and Figure 2-3 can be induced.




Figure 2-2 Typical Oscillator Frequency for Selected External Resistor





Figure 2-3 Typical Oscillator Frequency for Wire-Strap Connection

2.3 Pin Assignments



Freescale Semiconductor, Inc.

Figure 2-4 Pin Assignment for 40-pin PDIP




Figure 2-5 Pin Assignment for 42-pin SDIP




Figure 2-6 Pin Assignment for 44-pin QFP

3 INPUT/OUTPUT PORTS

The MC68HC05SU3A has 32 bidirectional I/O lines, arranged as four 8-bit I/O ports (Port A, B, C, and D). The individual bits in these ports are programmable as either inputs or outputs under software control by the Data Direction Registers (DDRs). All port pins (except PB0 and PB1) each has an associated 20K Ω pull-up resistor, which can be connected/disconnected under software control. Also, each port pin (except PB0 and PB1) is capable of sinking and driving a maximum current of 10mA (e.g. direct drive for LEDs). PB0 and PB1 each has a permanent 1.9K Ω pull-up resistor connected, with 20mA current sink capability. Port A can also be configured for keyboard interrupts.

3.1 Parallel Ports

Port A, B, C, and D are 8-bit bidirectional ports. Each Port pin is controlled by the corresponding bits in a Data Direction Register and a Data Register as shown in Figure 3-1. The functions of the I/O pins are summarized in Table 3-1.

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

Table 3-1 I/O Pin Functions

3.1.1 Port Data Registers

Each Port I/O pin has a corresponding bit in the Port Data Register. When a Port I/O pin is programmed as an output the state of the corresponding data register bit determines the state of the output pin. All Port I/O pins can drive a current of 10mA when programmed as outputs. When a Port pin is programmed as an input, any read of the Port Data Register will return the logic state of the corresponding I/O pin. The locations of the Data Registers for Port A, B, C, and D are at \$00, \$01, \$02, and \$03 respectively. The Port Data Registers are unaffected by reset.




Figure 3-1 Port I/O Circuitry

3.1.2 Port Data Direction Registers

Each port pin may be programmed as an input by clearing the corresponding bit in the DDR, or programmed as an output by setting the corresponding bit in the DDR. The DDR for Port A, B, C, and D are located at \$04, \$05, \$06 and, \$07 respectively. The DDRs are cleared by reset.

Note:

A "glitch" may occur on an I/O pin when selecting from an input to an output unless the data register is first preconditioned to the desired state before changing the corresponding DDR bit from a "0" to a "1".

3.2 Port A — Keyboard Interrupts (KBI)

Port A is configured for use as keyboard interrupts when the KBIE bit is set in the Miscellaneous Control Register (MCR). Individual keyboard interrupt port pins are also maskable by setting corresponding bits in the Keyboard Interrupt Mask Register.

See Section 5.2.2.4 for details on the keyboard interrupts.

3.3 PD6 — **IRQ2**

The port pin PD6 is configured as $\overline{IRQ2}$ by setting the IRQ2E bit in the MCR. The external interrupt $\overline{IRQ2}$ behaves similar to \overline{IRQ} except it is edge-triggered only, and does not have wake-up function in STOP mode.

See Section 5.2.2.2 for details on the external interrupt IRQ2.

3.4 Programmable Current Drive

All I/O ports (except PB0 and PB1), when programmed as outputs, can source or sink a current of 10mA for driving LEDs directly. By setting the PIL bit in the Port Option Register (at \$0A), PB5-PB7 can be programmed to a low-current mode that source or sink only a current of 2mA when programmed as output. This allows a direct drive to low current LEDs.

Note: Although the ports each has high current drive capability, designs should limit the total port currents to not more than 100mA.

3.5 Programmable Pull-Up Devices

Ports B, C, and D have $20K\Omega$ pull-up resistors, which can be connected or disconnected, by setting appropriate bits in the Port Option Register (at \$0A). Port pins PB0 and PB1 each has a permanent $1.9K\Omega$ pull-up resistor connected.

3.5.1 Port Option Register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Port Option Register (POPR)	\$0A			PIL	PDP	PCP	PBP			0000 0000	

PIL — PB5:PB7 current drive select

- 1 (set) PB5-PB7 are configured to 2mA drive port.
- 0 (clear) PB5-PB7 are configured to 10mA drive port.

PDP — Port D Pull-up

emiconductor,

- 1 (set) The internal 20KΩ pull-up resistors are connected to the inputs of Port D.
- 0 (clear) No pull-up resistor is connected to the inputs of Port D.

PCP — Port C Pull-up

- 1 (set) The internal 20K Ω pull-up resistors are connected to the inputs of Port C.
- 0 (clear) No pull-up resistor is connected to the inputs of Port C.

PBP — PB2:PB7 Pull-up

- 1 (set) The internal 20K Ω pull-up resistors are connected to the inputs of PB2-PB7
- 0 (clear) No pull-up resistor is connected to the inputs of PB2-PB7.

THIS PAGE LEFT BLANK INTENTIONALLY

4MEMORY AND REGISTERS

The MC68HC05SU3A has 8K-bytes of addressable memory, consisting of I/O registers, user ROM, user RAM, and self-check ROM. Figure 4-1 shows the memory map for MC68HC05SU3A device.

4.1 I/O Registers

The I/O, status and control registers are located within the first 16 bytes of memory, from \$0000 to \$000F. These are shown in the memory map in Figure 4-1; and a summary of the register outline is shown in Table 4-1. Reading from unimplemented bits will return unknown states, and writing to unimplemented bits will be ignored.

4.2 RAM

Freescale Semiconductor,

The user RAM (including the stack) consists of 192 bytes. It is separated into two blocks at locations \$0010 to \$008F, and \$00C0 to \$00FF. The stack begins at address \$00FF and proceeds down to \$00C0.

4.3 ROM

The user ROM consists of 3840 bytes of memory, from \$1000 to \$1EFF. Twelve bytes of user vectors are also available, from \$1FF4 to \$1FFF.

Note: Using the stack area for data storage or temporary work locations requires care to prevent the data from being overwritten due to stacking from an interrupt or subroutine call.

4.4 Memory Map

Figure 4-1 shows the memory map for MC68HC05SU3A device.




Figure 4-1 MC68HC05SU3A Memory Map

4.5 I/O Registers Summary

Table 4-1 shows a summary of I/O registers for MC68HC05SU3A device.

Table 4-1 MC68HC05SU3A I/O Registers

Register Name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A Data	\$00	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	unaffected
Port B Data	\$01	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	unaffected
Port C Data	\$02	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	unaffected
Port D Data	\$03	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	unaffected
Port A Data Direction	\$04	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0	0000 0000
Port B Data Direction	\$05	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0	0000 0000
Port C Data Direction	\$06	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0	0000 0000
Port D Data Direction	\$07	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0	0000 0000
Timer Data (TDR)	\$08	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0	1111 1111
Timer Control (TCR)	\$09	TIF	TIM	TCEX	TINE	PRER	PR2	PR1	PR0	0100 -000
Port Option (POPR)	\$0A			PIL	PDP	PCP	PBP			00 00
KBI Mask (KBIM)	\$0B	KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0	0000 0000
Miscellaneous Control (MCR)	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000
Reserved	\$0D									
Reserved	\$0E									
Reserved	\$0F									

Freescale Semiconductor,

THIS PAGE LEFT BLANK INTENTIONALLY

5RESETS AND INTERRUPTS

This section describes the reset and interrupt functions on the MCU.

5.1 RESETS

The MC68HC05SU3A can be reset in three ways:

- by initial Power-On Reset function, (POR)
- by an active low input to the RESET pin, (RESET)
- by a Low Voltage Reset, (LVR)

Freescale Semiconductor,

All of these resets will cause the program to go to the starting address, specified by the contents of memory locations \$1FFE and \$1FFF, and cause the interrupt mask (I-bit) of the Condition Code Register (CCR) to be set.

5.1.1 Power-On Reset (POR)

The power-on reset (POR) occurs on power-up to allow the clock oscillator to stabilize. The POR is strictly for power-up conditions, and should not be used to detect any drops in power supply voltage.

There is an oscillator stabilization delay of t_{PORL} internal processor bus clock cycles after the oscillator becomes active. The \overline{RESET} pin will be pulled down internally during these cycles. If the \overline{RESET} pin is low (by external circuit) at the end of the t_{PORL} period, the processor remains in the reset condition until \overline{RESET} goes high.

5.1.2 RESET Pin

The $\overline{\text{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset, the $\overline{\text{RESET}}$ pin must stay low for a minimum of 1.5t_{CYC}. The $\overline{\text{RESET}}$ pin is connected to a Schmitt Trigger circuit as part of its input to improve noise immunity.

5.1.3 Low Voltage Reset (LVR)

When the LVR function is enabled, an internal reset is generated if the supply voltage, V_{DD}, drops below V_{IVR} . (See Section 11 for value of V_{IVR}).

This LVR function is enabled by setting the LVRE bit in the Miscellaneous Control Register.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous Control Register	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000

LVRE — Low Voltage Reset Enable

Low Voltage Reset function enabled.

0 (clear) - Low Voltage Reset function disabled.

5.2 INTERRUPTS

The MC68HC05SU3A MCU can be interrupted by different sources - four maskable hardware interrupt and one non-maskable software interrupt:

- Software Interrupt Instruction (SWI)
- External signal on IRQ pin
- External signal on IRQ2 pin
- Timer Overflow
- Keyboard

If the interrupt mask bit (I-bit) in the Condition Code Register (CCR) is set, all maskable interrupts are disabled. Clearing the I-bit enables interrupts.

Interrupts cause the processor to save the register contents on the stack and to set the interrupt mask (I-bit) to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume.

Unlike reset, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete. The current instruction is the one already fetched and being operated on. When the current instruction is complete, the processor checks all pending hardware interrupts. If interrupts are not masked (CCR I-bit clear) the processor proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Table 5-1 shows the relative priority of all the possible interrupt sources. Figure 5-2 shows the interrupt processing flow.






Figure 5-1 Interrupt Stacking Order

Table 5-1 Reset/Interrupt Vector Addresses

Register	Flag Name	Interrupt	CPU Interrupt	Vector Address	Priority
_	_	Reset	RESET	\$1FFE-\$1FFF	highest
_	_	Software	SWI	\$1FFC-\$1FFD]
_	_	External Interrupt	ĪRQ	\$1FFA-\$1FFB	
_	_	External Interrupt 2	ĪRQ2	\$1FF8-\$1FF9	
TCR	TIF	Timer Overflow	TIF	\$1FF6-\$1FF7]
_	_	Keyboard	KBI	\$1FF4-\$1FF5	lowest

5.2.1 Non-maskable Software Interrupt (SWI)

The software interrupt (SWI) is an executable instruction and a non-maskable interrupt: it is execute regardless of the state of the I-bit in the CCR. If the I-bit is zero (interrupt enabled), SWI is executed after interrupts that were pending when the SWI was fetched, but before interrupts generated after the SWI was fetched. The SWI interrupt service routine address is specified by the contents of memory locations \$1FFC and \$1FFD.




Figure 5-2 Hardware Interrupt Processing Flowchart

5.2.2 Maskable Hardware Interrupts

If the interrupt mask bit (I-bit) of the CCR is set, all maskable interrupts are masked. Clearing the I-bit allows interrupt processing to occur.

Note:

The internal interrupt latch is cleared in the first part of the interrupt service routine; therefore, one external interrupt pulse could be latched and serviced as soon as the I-bit is cleared.

5.2.2.1 External Interrupt (IRQ)

The external interrupt IRQ is controlled by two bits in the Miscellaneous Control Register (\$0C).

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Miscellaneous Control Register	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000	ì

INTE — **INTerrupt** Enable

1 (set) - External interrupt IRQ is enabled.

0 (clear) - External interrupt is disabled.

The external IRQ is default enabled at power-on reset.


INTO — **INTerrupt Option**

1 (set) - Negative-edge sensitive triggering for IRQ.

0 (clear) - Negative-level sensitive triggering for IRQ.

When the signal of the external interrupt pin, $\overline{\text{IRQ}}$, satisfies the condition selected, an external interrupt occurs. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the processor is pushed onto the stack and the interrupt mask bit in the Condition Code Register is set. This masks further interrupts until the present one is serviced. The service routine address is specified by the contents in \$1FFA-\$1FFB.

The interrupt logic recognizes negative edge transitions and pulses (special case of negative edges) on the external interrupt line. Figure 5-3 shows both a block diagram and timing for the interrupt line ($\overline{\mbox{IRQ}}$) to the processor. The first method is used if pulses on the interrupt line are spaced far enough apart to be serviced. The minimum time between pulses is equal to the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines wired-OR to perform the interrupt at the processor. Thus, if the interrupt lines remain low after servicing one interrupt, the next interrupt is recognized.



(a) Interrupt Function Diagram




Figure 5-3 External Interrupt

5.2.2.2 External Interrupt 2 (IRQ2)

The port pin PD6 is configured as $\overline{IRQ2}$ by setting the IRQ2E bit in the MCR. The external interrupt $\overline{IRQ2}$ behaves similar to \overline{IRQ} except it is edge-triggered only, and does not have wake-up function in STOP mode.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Miscellaneous Control Register	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000	

IRQ2E — IRQ2 Enable

- 1 (set) External interrupt IRQ2 is enabled.
- 0 (clear) External interrupt IRQ2 is disabled.

IRQ2F — IRQ2 Flag clear

This is a write-only bit and always read as "0".

- 1 (set) Writing a "1" clears the IRQ2 interrupt latch.
- 0 (clear) Writing a "0" has no effect.

When a negative-edge is sensed on $\overline{IRQ2}$ pin, an external interrupt occurs. The actual processor interrupt is generated only if the I-bit in the CCR is also cleared. When the interrupt is recognized, the current state of the processor is pushed onto the stack and the I-bit in the CCR is set. This masks further interrupts until the present one is serviced. The latch for IRQ2 is cleared by reset or by writing a "1" to the IRQ2F bit in the MCR in the interrupt service routine. The interrupt service routine address is specified by the contents in \$1FF8-\$1FF9.

5.2.2.3 Timer Interrupt

The timer interrupt is generated by the 8-bit timer when a timer overflow has occurred. The interrupt enable and flag for the timer interrupt are located in the Timer Control Register.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer Control Register (TCR)	\$09	TIF	TIM	TCEX	TINE	PREP	PR2	PR1	PR0	0100 -100

TIM — Timer Interrupt Mask

- 1 (set) Timer interrupt is disabled.
- 0 (clear) Timer interrupt is enabled.

TIF — Timer Interrupt Flag

1 (set) - A timer interrupt (timer overflow) has occurred.

0 (clear) - A timer interrupt (timer overflow) has not occurred.

The I-bit in the CCR must be cleared in order for the timer interrupt to be processed. The interrupt will vector to the interrupt service routine at the address specified by the contents in \$1FF6-\$1FF7.

5.2.2.4 Keyboard Interrupt (KBI)

Keyboard interrupt function is associated with Port A pins. The keyboard interrupt function is enabled by setting the keyboard interrupt enable bit KBIE (bit 7 of MCR at \$0C) and the individual enable bits KBE0-KBE7 (bits 0-7 of KBIM at \$0B). When the KBEx bit is set, the corresponding Port A pin will be configured as an input pin, regardless of the DDR setting, and a $20 \text{K}\Omega$ pull-up resistor is connected to the pin, as shown in Figure 5-4. When a high to low transition is sensed on the pin, a keyboard interrupt will be generated. An interrupt to the CPU will be generated if the I-bit in the CCR is cleared.

The keyboard interrupt flag should be cleared in the interrupt service routine (by writing a "1" to KBIC bit in the MCR at \$0C) after the key is debounced. Debouncing will avoid spurious false triggering.

The keyboard interrupt is negative-edge sensitive only, and the interrupt service routine is specified by the contents in \$1FF4-\$1FF5.




Figure 5-4 Keyboard Interrupt Circuitry

The KBIE bit in the Miscellaneous Control Register controls the master enable for the keyboard interrupts.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous Control Register	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000

KBIE — KeyBoard Interrupt Enable

- 1 (set) Keyboard interrupts master enabled.
- 0 (clear) Keyboard interrupts master disabled.

KBIC — KeyBoard Interrupt Clear

emiconductor,

Freescale S

This is a write-only bit and always read as "0".

- 1 (set) Writing a "1" clears the keyboard interrupt latch.
- 0 (clear) Writing a "0" has no effect.

The Keyboard Interrupt Mask Register (KBIMR) masks individual keyboard interrupt pins and setting of the internal pull-up resistors on port A.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
KBIMR	\$0B	KBE7	KBE6	KBE5	KBE4	KBE3	KBE2	KBE1	KBE0	0000 0000

KBEx — PAx Keyboard Interrupt Enable

- 1 (set) Keyboard interrupt enabled for PAx. A $20 \text{K}\Omega$ internal pull-up resistor is connected. High to low transition on PAx will cause a keyboard interrupt.
- 0 (clear) Keyboard interrupt for PAx pin is masked. Any transitions on PAx will not set any flags.

THIS PAGE LEFT BLANK INTENTIONALLY

6 TIMER

This section describes the operation of the 8-bit count-down timer in the MC68HC05SU3A.


6.1 Timer Overview

The MC68HC05SU3A timer block diagram is shown in Figure 6-1. The timer contains a single 8-bit software programmable count-down counter with a 7-bit software selectable prescaler. The counter may be preset under software control and decrements towards zero. When the counter decrements to zero, the timer interrupt flag (TIF bit in Timer Control Register, TCR) is set. Once timer interrupt flag is set, an interrupt is generated to the CPU only if the TIM bit in the TCR and I-bit in the CCR are cleared. When a interrupt is recognized, after completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer interrupt vector from locations \$1FF6 and \$1FF7.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external clocks since the timer interrupt flag was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable prior to the read portion of a cycle and do not change during the read. The timer interrupt flag remains set until cleared by the software. If a write occurs before the timer interrupt is served, the interrupt is lost. The timer interrupt flag may also be used as a scanned status bit in a non-interrupt mode of operation.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, 1, 2 (PR0, PR1, PR2) of TCR are programmed to choose the appropriate prescaler output which is used as the 8-bit counter clock input. The processor cannot write into or read from the prescaler; however, its contents can be cleared to all zeros by writing to the PRER bit in the TCR. This will allow for truncation-free counting.

The input clock for the timer sub-system is selectable from internal, external, or a combination of internal and external sources. The TCEX and TINE bits in the Timer Control Register selects the timer input clock.



TCEX	TINE	Clock Source
0	0	Internal clock to timer
0	1	"AND" of internal clock and TIMER pin to timer
1	0	Input clock to timer disabled
1	1	TIMER pin to timer

Figure 6-1 Timer Block Diagram

6.2 Timer Control Register (TCR)

The TCR enables the software to control the operation of the timer.

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 2 bit 1		State on reset
\$09	TIF	TIM	TCEX	TINE	PRER	PRE2	PRE1	PRE0	0100 -100

TIF — Timer Interrupt Flag

- 1 (set) The timer has reached a count of zero.
- 0 (clear) The timer has not reached a count of zero.

The timer interrupt flag is set when the 8-bit counter decrements to zero. This bit is cleared on reset, or by writing a "0" to the TIF bit.

TIM — Timer Interrupt Mask

- 1 (set) Timer interrupt request to the CPU is masked (disabled).
- 0 (clear) Timer interrupt request to the CPU is not masked (enabled).

A reset sets this bit to one; it must then be cleared by software to enable the timer interrupt to the CPU. This timer interrupt mask only masks timer interrupt request to the CPU, and does not affect counting of the 8-bit counter or the setting of TIF.

TCEX — Timer Clock EXternal TINE — Timer INput Enable

These two bits selects the source of the timer clock. Reset or power-on clears these bits to zero.

TCEX	TINE	Clock Source
0	0	Internal clock to timer
0	1	"AND" of internal clock and TIMER pin to timer
1	0	Input clock to timer disabled
1	1	TIMER pin to timer

PRER — PREscaler Reset

Writing a "1" to this write-only bit will reset the prescaler to zero, which is necessary for any new counts set by writing to the Timer Data Register. This bit always reads as zero, and is not affected by reset.

PR2:PR0

These three bits enable the program to select the division ratio of the prescaler. On reset, these three bits are set to "100", which corresponds to a division ratio of 16.

PR2	PR1	PR0	Divide Ratio
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

6.3 Timer Data Register (TDR)

The TDR is a read/write register which contains the current value of the 8-bit count-down timer counter when read. Reading this register does not disturb the counter operation.

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
\$08	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD0	1111 1111

6.4 Operation during Low Power Modes

The timer ceases counting in STOP mode. When STOP mode is exited by an external interrupt ($\overline{\text{IRQ}}$ or KBI), the internal oscillator will resume its operation, followed by internal processor stabilization delay. The timer is then cleared to zero and resumes its operation. The TIF bit in the TCR will be set. To avoid generating a timer interrupt when exiting STOP mode, it is recommended to set the TIM bit prior entering STOP mode. After exiting STOP mode TIF bit can then be cleared.

The CPU clock halts during the WAIT mode, but the timer remains active. If the interrupts are enabled, the timer interrupt will cause the processor to exit the WAIT mode.

7CPU CORE AND INSTRUCTION SET

This section provides a description of the CPU core registers, the instruction set and the addressing modes of the MC68HC05SU3A.

7.1 Registers

The MCU contains five registers, as shown in the programming model of Figure 7-1. The interrupt stacking order is shown in Figure 7-2.




Figure 7-1 Programming model

7.1.1 Accumulator (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




Figure 7-2 Stacking order

7.1.2 Index register (X)

The index register is an 8-bit register, which can contain the indexed addressing value used to create an effective address. The index register may also be used as a temporary storage area.

7.1.3 Program counter (PC)

The program counter is a 16-bit register, which contains the address of the next byte to be fetched.

7.1.4 Stack pointer (SP)

The stack pointer is a 16-bit register, which contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location \$00FF. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the ten most significant bits are permanently set to 0000000011. These ten bits are appended to the six least significant register bits to produce an address within the range of \$00C0 to \$00FF. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and overwrites the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

7.1.5 Condition code register (CCR)

The CCR is a 5-bit register in which four bits are used to indicate the results of the instruction just executed, and the fifth bit indicates whether interrupts are masked. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

Half carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, all maskable interrupts are masked. If an interrupt occurs while this bit is set, the interrupt is latched and remains pending until the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions and during shifts and rotates.

7.2 Instruction set

The MCU has a set of 62 basic instructions. They can be grouped into five different types as follows:

- Register/memory
- Read/modify/write
- Branch
- Bit manipulation
- Control

The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

This MCU uses all the instructions available in the M146805 CMOS family plus one more: the unsigned multiply (MUL) instruction. This instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is then stored in the index register and the low-order product is stored in the accumulator. A detailed definition of the MUL instruction is shown in Table 7-1.

7.2.1 Register/memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 7-2 for a complete list of register/memory instructions.

7.2.2 Branch instructions

These instructions cause the program to branch if a particular condition is met; otherwise, no operation is performed. Branch instructions are two-byte instructions. Refer to Table 7-3.

7.2.3 Bit manipulation instructions

The MCU can set or clear any writable bit that resides in the first 256 bytes of the memory space (page 0). All port data and data direction registers, timer and serial interface registers, control/status registers and a portion of the on-chip RAM reside in page 0. An additional feature allows the software to test and branch on the state of any bit within these locations. The bit set, bit clear, bit test and branch functions are all implemented with single instructions. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7-4.

7.2.4 Read/modify/write instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to this sequence of reading, modifying and writing, since it does not modify the value. Refer to Table 7-5 for a complete list of read/modify/write instructions.

7.2.5 Control instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 7-6 for a complete list of control instructions.

7.2.6 Tables

Tables for all the instruction types listed above follow. In addition there is a complete alphabetical listing of all the instructions (see Table 7-7), and an opcode map for the instruction set of the M68HC05 MCU family (see Table 7-8).

Table 7-1 MUL instruction

Operation	Х	X:A ← X*A													
Description	Multiplies the eight bits bits in the accumulator a concatenated accumula	and places t	the 16-bit re	sult in the											
Condition codes	I : N N : N Z : N	leared lot affected lot affected lot affected leared													
Source		MUL													
Form	Addressing mode Inherent	Cycles 11	Bytes 1	Opcode \$42											

Table 7-2 Register/memory instructions

		Addressing modes																	
		lm	Immediate			Direc	t	Ex	ctend	ed	"	ndexe (no offset	-	"	ndexe (8-bit offset	_	Indexed (16-bit offset)		
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles
Load A from memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in memory	STA				В7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in memory	STX				BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5
Add memory and carry to A	ADC	A9	2	2	В9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract memory	SUB	A0	2	2	В0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract memory from A with borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND memory with A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic compare A with memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic compare X with memory	CPX	А3	2	2	В3	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5
Bit test memory with A (logical compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump unconditional	JMP				ВС	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to subroutine	JSR				BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

Table 7-3 Branch instructions

		Relative	addressi	ng mode
Function	Mnemonic	Opcode	# Bytes	# Cycles
Branch always	BRA	20	2	3
Branch never	BRN	21	2	3
Branch if higher	BHI	22	2	3
Branch if lower or same	BLS	23	2	3
Branch if carry clear	BCC	24	2	3
(Branch if higher or same)	(BHS)	24	2	3
Branch if carry set	BCS	25	2	3
(Branch if lower)	(BLO)	25	2	3
Branch if not equal	BNE	26	2	3
Branch if equal	BEQ	27	2	3
Branch if half carry clear	BHCC	28	2	3
Branch if half carry set	BHCS	29	2	3
Branch if plus	BPL	2A	2	3
Branch if minus	BMI	2B	2	3
Branch if interrupt mask bit is clear	BMC	2C	2	3
Branch if interrupt mask bit is set	BMS	2D	2	3
Branch if interrupt line is low	BIL	2E	2	3
Branch if interrupt line is high	BIH	2F	2	3
Branch to subroutine	BSR	AD	2	6

Table 7-4 Bit manipulation instructions

				Addressi	ng modes		
		Е	3it set/clea	ar	Bit to	est and br	anch
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles
Branch if bit n is set	BRSET n (n=0-7)				2•n	3	5
Branch if bit n is clear	BRCLR n (n=0-7)				01+2•n	3	5
Set bit n	BSET n (n=0-7)	10+2•n	2	5			
Clear bit n	BCLR n (n=0-7)	11+2•n	2	5			

 Table 7-5
 Read/modify/write instructions

							Α	ddres	sing	mod	es					
		In	here (A)	nt	In	here (X)	nt	ı	Direc	t		ndexe (no offset			dexe (8-bit	t
Function	Mnemonic	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles	Opcode	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (two's complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate left through carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate right through carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical shift left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical shift right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic shift right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for negative or zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5
Multiply	MUL	42	1	11												

Table 7-6 Control instructions

		Inherent	addressi	ng mode
Function	Mnemonic	Opcode	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set carry bit	SEC	99	1	2
Clear carry bit	CLC	98	1	2
Set interrupt mask bit	SEI	9B	1	2
Clear interrupt mask bit	CLI	9A	1	2
Software interrupt	SWI	83	1	10
Return from subroutine	RTS	81	1	6
Return from interrupt	RTI	80	1	9
Reset stack pointer	RSP	9C	1	2
No-operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

Table 7-7 Instruction set

Mnomon!-				Ad	ldressir	ng mod	des				(Cond	ition	code	s
Mnemonic	INH	IMM	DIR	EXT	REL	IX	IX1	IX2	BSC	ВТВ	Н	ı	N	Z	С
ADC											\(\)	•	\(\)	\(\rightarrow\)	0
ADD											\(\)	•	\(\rightarrow\)	\(\rightarrow\)	0
AND											•	•	\(\)	\(\rightarrow\)	•
ASL											•	•	\(\)	\(\rightarrow\)	0
ASR											•	•	\(\)	\(\rightarrow\)	0
BCC											•		•	•	•
BCLR											•		•	•	•
BCS											•		•	•	•
BEQ											•		•	•	•
BHCC											•	•	•	•	•
BHCS											•	•	•	•	•
BHI											•	•	•	•	•
BHS											•	•	•	•	•
BIH											•			•	•
BIL											•			•	•
BIT											•		\(\)	\(\)	•
BLO											•			•	•
BLS											•	•	•	•	•
BMC											•	•	•	•	•
BMI											•	•	•	•	•
BMS											•	•	•	•	•
BNE											•	•	•	•	•
BPL											•	•	•	•	•
BRA											•	•	•	•	•
BRN											•	•	•	•	•
BRCLR											•	•	•	•	0
BRSET											•	•	•	•	\(\)
BSET											•	•	•	•	•
BSR											•	•	•	•	•
CLC											•	•	•	•	0
CLI											•	0	•	•	•
CLR											•	•	0	1	•
CMP											•	•	\Q	\	0

Address mode abbreviations Condition code symbols BSC Bit set/clear IMM Immediate Tested and set if true, H Half carry (from bit 3) cleared otherwise BTB Bit test & branch Indexed (no offset) I Interrupt mask Not affected DIR Direct IX1 Indexed, 1 byte offset N Negate (sign bit) ? Load CCR from stack EXT Extended IX2 Indexed, 2 byte offset Z Zero 0 Cleared INH Inherent REL Relative C Carry/borrow Not implemented

Table 7-7 Instruction set (Continued)

M				Ac	Idressir	ng mod	des				(Cond	ition	code	s
Mnemonic	INH	IMM	DIR	EXT	REL	IX	IX1	IX2	BSC	ВТВ	Н	ı	N	Z	С
COM											•	•	\Q	\(\)	1
CPX											•	•	\Q	\(\)	\(\)
DEC											•	•	\(\rightarrow\)	\lambda	•
EOR											•	•	\Q	\Q	•
INC											•	•	\Q	\(\)	•
JMP											•	•	•	•	•
JSR											•	•	•	•	•
LDA											•	•	\(\)	\lambda	•
LDX											•	•	\(\rightarrow\)	\lambda	•
LSL											•	•	\(\rightarrow\)	\lambda	\(\)
LSR											•	•	0	\(\)	◊
MUL											0	•	•	•	0
NEG											•	•	\(\)	\lambda	\(\rightarrow\)
NOP											•	•	•	•	•
ORA											•	•	\(\)	\lambda	•
ROL											•	•	\(\)	\lambda	\(\)
ROR											•	•	\(\)	\lambda	\(\)
RSP											•	•	•	•	•
RTI											?	?	?	?	?
RTS											•	•	•	•	•
SBC											•	•	\Q	\(\)	◊
SEC											•	•	•	•	1
SEI											•	1	•	•	•
STA											•	•	\(\)	\(\)	•
STOP											•	0	•	•	•
STX											•	•	\Q	◊	•
SUB											•	•	\(\)	◊	◊
SWI											•	1	•	•	•
TAX											•	•	•	•	•
TST											•	•	\(\)	◊	•
TXA											•	•	•	•	•
WAIT											•	0	•	•	•

A ddraca	mada	abbreviation	200

 BSC
 Bit set/clear
 IMM
 Immediate

 BTB
 Bit test & branch
 IX
 Indexed (no offset)

 DIR
 Direct
 IX1
 Indexed, 1 byte offset

 EXT
 Extended
 IX2
 Indexed, 2 byte offset

 INH
 Inherent
 REL
 Relative

Not implemented

Condition code symbols

- H Half carry (from bit 3) ◊
 - Interrupt mask
- N Negate (sign bit)
- 7 7oro
- C Carry/borrow
- Tested and set if true, cleared otherwise
- Not affected
- INOL Allected
- ? Load CCR from stack
- Cleared
- 1 Set

MC68HC05SU3A

Table 7-8 M68HC05 opcode map

	Bit manipulation	ulation	Branch		Re	Read/modify/write	ite		ဝီ	Control			Register/memory	memory			
	BTB	BSC	REL	DIR	¥	¥	×	×	¥	¥	MM	DIR	EXT) IX3	X	×	
High	0	1	2	3	4 0100	5	6 0110	7	1000	9	4 V	B 1011	C 1100	D 1101	1110	F 1111	High
0000	BRSET0 5	BSET0 5	BRA 3	NEG 5			~	NEG 5	RTI		SUB 2	SUB 3		9	SUB 4	SUB ×	0000
10001	BRCLR0 ⁵	BCLR0 5	BRN 3						RTS 6		CMP 2	CMP 3	CMP 4	CMP	CMP 4	CMP 3	1000
2 0010	BRSET1 5	BSET1 5	표		MUL 1						SBC 2	SBC 3	SBC 4	SBC 5	SBC 4	SBC 3	2 0010
3 0011	BRCLR1 5	BCLR1 5	BLS 3	COM 5	COMA 3	COMX 3	COM 6	COM x	SWI to	.,,	CPX 2	CPX 3	CPX 4	CPX 5	CPX 4	CPX 3	3 0011
4 0100	BRSET2 5	BSET2 5	BCC 3	LSR 5	LSRA 3	LSRX 3	LSR 6	LSR 5		.,,	AND	AND 3	AND 4	AND 5	AND 4	AND 3	0100
5 0101	BRCLR2 5	BCLR2 5	BCS 3							.,,	BIT	BIT 3	BIT 4	BIT 5	BIT 4	BIT 3	5 0101
6 0110	BRSET3 5	BSET3 5	BNE 3	ROR 5	RORA 3	RORX 3	2 ROR 6	ROR ×		.,,	LDA 2	LDA 3	LDA 4	LDA 5	LDA 4	LDA x	6 0110
7 0111	BRCLR3 BTB 2	BCLR3 5	BEQ 3	ASR 5	-	ASRX 3	ASR 6	ASR x		TAX 2		STA 4	STA 5	STA 6	STA 5	STA 4	0111
1000	BRSET4 5	BSET4 5 BSC 2	BHCC 3	LSL 5	LSLA 3	LSLX 3	LSL 6	rSL s		CLC 2	EOR 2	EOR 3	EOR 4	EOR 5	EOR 4	EOR 3	1000
9 1001	BRCLR4 5	BCLR4 5	BHCS 3	ROL 5	ROLA 3	ROLX 3	ROL 6	ROL 1X		SEC 2	ADC 2	ADC 3	3 ADC EXT 3	ADC 5	ADC 4	ADC 3	1001
A 1010	BRSET5 5	BSET5 5	BPL 3	DEC 5	DECA 3	DECX 3	DEC 6	DEC s		CLI NH 2	ORA 2	ORA 3		ORA 5	ORA 4	ORA x	A 1010
1011	BRCLR5 5	BCLR5 5	BMI 3							SEI 2	ADD 2	ADD 3	ADD 4	ADD 5	ADD 4	ADD 3	1011
رد 1100	BRSET6 5	BSET6 5	BMC 3	INC 5	INCA 3	INCX 3	NC 6	INC 5		RSP 2		JMP 2	JMP 3	JMP 4	JMP 3	JMP 2	1100 1100
1101	BRCLR6 3	BCLR6 5	BMS 3	TST 4	TSTA 3	TSTX 1	TST 5	TST ⁴		NOP 2	BSR 6	JSR 5	JSR EXT	JSR 7	JSR 6	JSR s	1101
1110	BRSET7 5	BSET7 5 BSC 2	BIL 3						STOP 2	.,4	LDX	LDX 3	LDX 4	LDX 5	LDX 4	LDX 3	1110
F 1111	BRCLR7 ⁵	BCLR7 5	BIH 3	CLR 5	CLRA 3	CLRX 3	CLR 6	CLR 5	WAIT 2	TXA LINH		STX 4	3 STX EXT	g XLS E	STX 5	STX tx	F 1111
Abbreviati	Abbreviations for address modes and registers	ss modes a	nd registers								l G	Leaend					
BSC DIR	Bit set/clear Bit test and branch Direct	anch	× \(\bar{\chi} \)		ndexed (no offset) ndexed, 1 byte (8-bit) offset ndexed, 2 byte (16-bit) offset	et) (8-bit) offset (16-bit) offset					_	Mnemonic	### ### ##############################	1111 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	N7	Opcode in hexadecimal Opcode in binary	decimal ary
Z H W	Extended Inherent Immediate		_π ∢ ×	L 4 =	kelative Accumulator ndex register				Not implemented	nted		Bytes	Cycles	×	0000 A		



7.3 Addressing modes

Ten different addressing modes provide programmers with the flexibility to optimize their code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions; the longest instructions (three bytes) enable access to tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One or two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory locations.

The term 'effective address' (EA) is used in describing the various addressing modes. The effective address is defined as the address from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate 'contents of' the location or register referred to. For example, (PC) indicates the contents of the location pointed to by the PC (program counter). An arrow indicates 'is replaced by' and a colon indicates concatenation of two bytes. For additional details and graphical illustrations, refer to the *M6805 HMOS/M146805 CMOS Family Microcomputer/Microprocessor User's Manual* or to the *M68HC05 Applications Guide*.

7.3.1 Inherent

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, as well as the control instruction, with no other arguments are included in this mode. These instructions are one byte long.

7.3.2 Immediate

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g. a constant used to initialize a loop counter).

$$EA = PC+1$$
; $PC \leftarrow PC+2$

7.3.3 Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

EA = (PC+1); PC
$$\leftarrow$$
 PC+2
Address bus high \leftarrow 0; Address bus low \leftarrow (PC+1)

MC68HC05SU3A

7.3.4 Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the Motorola assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the short form of the instruction.

$$EA = (PC+1):(PC+2); PC \leftarrow PC+3$$
 Address bus high \leftarrow (PC+1); Address bus low \leftarrow (PC+2)

7.3.5 Indexed, no offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC+1$$
 Address bus high \leftarrow 0; Address bus low \leftarrow X

7.3.6 Indexed, 8-bit offset

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. Therefore the operand can be located anywhere within the lowest 511 memory locations. This addressing mode is useful for selecting the mth element in an n element table.

$$EA = X+(PC+1); PC \leftarrow PC+2$$
 Address bus high \leftarrow K; Address bus low \leftarrow X+(PC+1) where K = the carry from the addition of X and (PC+1)

7.3.7 Indexed, 16-bit offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This address mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory. As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

$$\begin{split} EA &= X + [(PC + 1) : (PC + 2)]; \ PC \leftarrow PC + 3 \\ \text{Address bus high} \leftarrow (PC + 1) + K; \ \text{Address bus low} \leftarrow X + (PC + 2) \\ \text{where } K = \text{the carry from the addition of } X \ \text{and} \ (PC + 2) \end{split}$$

7.3.8 Relative

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode are added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to +129 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

7.3.9 Bit set/clear

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the address of the byte in which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

$$\label{eq:energy} \begin{split} \mathsf{EA} = (\mathsf{PC+1}); \mathsf{PC} \leftarrow \mathsf{PC+2} \\ \mathsf{Address} \ \mathsf{bus} \ \mathsf{high} \leftarrow \mathsf{0}; \mathsf{Address} \ \mathsf{bus} \ \mathsf{low} \leftarrow (\mathsf{PC+1}) \end{split}$$

7.3.10 Bit test and branch

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested and its condition (set or clear) is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset in the third byte (EA2) is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branch is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

EA1 = (PC+1); PC
$$\leftarrow$$
 PC+2
Address bus high \leftarrow 0; Address bus low \leftarrow (PC+1)
EA2 = PC+3+(PC+2); PC \leftarrow EA2 if branch taken;
otherwise PC \leftarrow PC+3

THIS PAGE LEFT BLANK INTENTIONALLY

8 LOW POWER MODES

The MC68HC05SU3A has three low-power operating modes. The WAIT and STOP instructions provide two modes that reduce the power required for the MCU by stopping various internal clocks and/or the on-chip oscillator. The flow of the STOP and WAIT modes is shown in Figure 8-1. The third low-power operating mode is the SLOW mode.

8.1 STOP Mode

Execution of the STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, halting all internal processing.

When the CPU enters STOP mode the I-bit in the Condition Code Register is cleared automatically, so that hardware interrupts, \overline{IRQ} and KBI can "wake" the MCU. All other registers and memory contents remain unaltered. All input/output lines remain unchanged.

The MCU can be brought out of the STOP mode only by a hardware interrupt or an externally generated reset. When exiting the STOP mode the internal oscillator will resume after a pre-defined number of internal processor clock cycles, due to oscillator stabilization.

8.2 WAIT Mode

The WAIT instruction places the MCU in a low-power mode, but consumes more power than the STOP mode. In the WAIT mode the internal processor clock is halted, suspending all processor and internal bus activities. Other Internal clocks remain active, permitting interrupts to be generated from the Timer. The Timer may be used to generate a periodic exit from the WAIT mode or, in conjunction with the external Timer pin, on the occurrence of external events. Execution of the WAIT instruction automatically clears the I-bit in the Condition Code Register, so that any hardware interrupt can "wake" the MCU. All other registers, memory, and input/output lines remain in their previous states.




Figure 8-1 STOP and WAIT Mode Flowcharts

8.3 SLOW Mode

The SLOW mode function is controlled by the SM bit in the Miscellaneous Control Register. When the SM bit is set, the internal bus clock is divided by 16, resulting to a frequency equal to the oscillator frequency divide by 32. This feature permits a slow down of all the internal operations and thus reduces power consumption — particularly useful while in WAIT mode. The SM bit is automatically cleared while going to STOP mode.

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Miscellaneous Control Register	\$0C	KBIE	KBIC	INTO	INTE	LVRE	SM	IRQ2F	IRQ2E	0001 0000

SM — Slow Mode

1 (set) - Slow mode enabled. Internal bus frequency f_{OP}=f_{OSC} ÷ 32.

0 (clear) – Slow mode disabled. Internal bus frequency $f_{OP} = f_{OSC} \div 2$.

THIS PAGE LEFT BLANK INTENTIONALLY

Freescale Semiconductor, Inc.

9 OPERATING MODES

The MC68HC05SU3A has two modes of operation: the User Mode and the Self-Check Mode. Table 9-1 shows the conditions required for entering the two operating modes.

Table 9-1 Mode Selection

RESET	V _{PP}	PB1	MODE
5V	V _{SS} to V _{DD}	V_{SS} to V_{DD}	USER
	V _{TST}	V_{DD}	SELF-CHECK

 $V_{TST}=2\times V_{DD}$

9.1 User Mode

The normal operating mode of the MC68HC05SU3A is the User mode. This mode is entered on the rising edge of \overline{RESET} when the V_{PP} and PB1 pins are between V_{SS} and V_{DD}.

9.2 Self-Check Mode

The Self-check mode is provided on the MC68HC05SU3A for the user to check device functions with an on-chip self-check program masked at location \$1F00 to \$1FEF under minimum hardware support. The self-check schematic is shown in Figure 9-1. Self-check mode is entered on the rising edge of $\overline{\text{RESET}}$ when the V_{PP} pin is at V_{TST} (2× V_{DD}) and PB1 pin is at V_{DD} . Once in the self-check mode, PB1 can then be used for other purposes. After entering the self-check mode, CPU branches to the self-check program and carries out the self-check. Self-check is a repetitive test, i.e. if all parts are checked to be good, the CPU will repeat the self-check again. Therefore, the LEDs attached to Port A will be flashing if the device is good; else the combination of LEDs' on-off pattern can show what part of the device is suspected to be bad. Table 9-2 lists the LEDs' on-off patterns and their corresponding indications.




Figure 9-1 MC68HC05SU3A Self-Check Circuit

Table 9-2 Self-Check Report

D4	D3	D2	D1	REMARKS
	Flas	hing		O.K. (self-check is on-going)
1	1	1	1	Bad port A
1	1	1	0	Bad port B
1	1	0	1	Bad port C
1	1	0	0	Bad port D
1	0	1	1	Bad RAM
1	0	1	0	Bad ROM
1	0	0	0	Bad SWI
0	1	1	1	Bad IRQ

¹⁼LED on, 0=LED off

THIS PAGE LEFT BLANK INTENTIONALLY

This section contains the electrical specifications for MC68HC05SU3A.

10.1 Maximum Ratings

(Voltages referenced to V_{SS})

RATINGS	SYMBOL	VALUE	UNIT
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Input Voltage	V _{IN}	V _{SS} -0.3 to V _{DD} +0.3	V
V _{PP} Pin	V _{IN}	V_{SS} -0.3 to 2× V_{DD} +0.3	V
Current Drain per pin excluding V _{DD} and V _{SS}	I _D	25	mA
Operating Temperature		T _L to T _H	
Standard	T _A	0 to +70	°C
Extended		-40 to +85	
Storage Temperature Range	T _{STG}	-65 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this high impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (e.g. either V_{SS} or V_{DD}).

10.2 Thermal Characteristics

CHARACTERISTICS	SYMBOL	VALUE	UNIT
Thermal resistance			
DIP	θ_{JA}	60	°C/W
SOIC	θ_{JA}	60	°C/W
QFP	θ_{JA}	60	°C/W

MC68HC05SU3A

10.3 DC Electrical Characteristics

Table 10-1 DC Electrical Characteristics

(V_{DD}=5.0Vdc \pm 10%, V_{SS}=0Vdc, temperature range=0 to 70 °C)

$(V_{DD}=5.0 \text{Vdc} \pm 10\%, V_{SS}=0 \text{Vdc}, \text{temperature range}=0 \text{ to } 70^{\circ}\text{C})$					
CHARACTERISTICS	SYMBOL	MINIMUM	TYPICAL	MAXIMUM	UNIT
Output voltage $\begin{split} I_{LOAD} &= -10 \mu A \\ I_{LOAD} &= +10 \mu A \end{split}$	V _{OH} V _{OL}	V _{DD} -0.1	_	 0.1	V
Output high voltage (I _{LOAD} =-0.8mA): All Ports	V _{OH}	V _{DD} -0.8	_	_	V
Output low voltage (I _{LOAD} =+1.6mA): All Ports	V _{OL}	— —	_	0.4	V
Output high current (V _{OH} =2.5V) All ports (V _{OH} =2.0V) PB5-PB7 in low-current mode (25°C) (V _{OH} =2.0V) PB5-PB7 in low-current mode (0 to 70°C)	Іон	7 1.5 1.25	10 1.75 1.75	30 5 5	mA mA mA
Output low current (V _{OL} =2.5V) All ports, except PB0 and PB1 (V _{OL} =3.0V) PB5-PB7 in low-current mode (V _{OL} =2.5V) PB0, PB1 (V _{OL} =0.4V) PB0, PB1	l _{OL}	7 2 40 10	10 3.5 70 20	30 4.8 — —	mA mA mA mA
Total I/O port current Either source or sink	I _{PORT}	_	100	_	mA
Input high voltage PA0-PA7, PB0, PB1, $\overline{\text{IRQ}}$, $\overline{\text{RESET}}$, OSC1	V _{IH}	0.7×V _{DD}	_	V_{DD}	V
Input low voltage PA0-PA7, PB0, PB1, IRQ, RESET, OSC1	V _{IL}	V _{SS}	_	0.2×V _{DD}	V
Supply current: Run Wait Stop 25°C 0°C to +70°C (Standard)	I _{DD}	_ _ _ _	5.0 1.3 8 10	7.5 2.0 20 30	mA mA μA μA
I/O ports high-Z leakage current PA0-PA7, PB2-PB7, PC0-PC7, PD0-PD7	I _{IL}	_	_	±10	μА
Input current IRQ, OSC1	I _{IN}	_	_	±2	μА
Capacitance Ports (as input or output) RESET, IRQ, OSC1, OSC2	C _{OUT} C _{IN}	_ 		12 8	pF pF
Low voltage reset threshold	V _{LVR}	2.8	3.5	4.2	V
Pull-up resistor PA0-PA7, PB2-PB7, PC0-PC7, PD0-PD7 PB0, PB1 RESET IRQ	R _{PU}	15 1.6 20 60	20 1.9 60 100	90 2.9 150 300	ΚΩ ΚΩ ΚΩ ΚΩ

Notes: (1) All values shown reflect average measurements.

MC68HC05SU3A

⁽²⁾ Typical values at midpoint of voltage range, 25°C only.

⁽³⁾ Wait I_{DD}: Only timer system active.

⁽⁴⁾ Wait, Stop I_{DD}: All ports configured as inputs, V_{IL}=0.2Vdc, V_{IH}=V_{DD}=0.2Vdc.

⁽⁵⁾ Run (operating) I_{DD}. Wait I_{DD}: Measured using external square wave clock source to OSC1 (f_{OSC}=2.0MHz), all inputs 0.2Vdc from rail; no DC loads, less than 50pF on all outputs, C₁=20pF on OSC2.

⁽⁶⁾ Stop I_{DD} measured with OSC1=V_{SS}.

⁽⁷⁾ Wait I_{DD} is affected linearly by the OSC2 capacitance.

10

Freescale Semiconductor, Inc.

10.4 Control Timing

Table 10-2 Control Timing

 $(V_{DD}=5.0Vdc \pm 10\%, V_{SS}=0Vdc, temperature range=0 to 70°C)$

CHARACTERISTICS	SYMBOL	MINIMUM	MAXIMUM	UNIT
Frequency of operation				
RC oscillator Option	f	0.1	4.0	MHz
Crystal option	fosc	0.1	4.0	MHz
External clock option		dc	4.0	MHz
Internal operating frequency (f _{OSC} /2)				
RC oscillator	f _{OP}	_	2.0	MHz
Crystal	101	_	2.0	MHz
External clock		dc	2.0	MHz
Processor cycle time (1/f _{OP})	t _{CYC}	500		ns
RC oscillator stabilization time	t _{RCON}	_	1	ms
Crystal oscillator start-up time (crystal oscillator)	t _{OXOV}	_	100	ms
Stop recovery start-up time (crystal oscillator)	t _{ILCH}	_	100	ms
RESET pulse width low	t _{RL}	1.5	_	t _{CYC}
Timer resolution ⁽²⁾	t _{RESL}	4.0	_	t _{CYC}
Interrupt pulse width low (edge-triggered)	t _{ILIH}	125	_	ns
Interrupt pulse period	t _{ILIL}	See note (3)		t _{CYC}
PA0-PA7 interrupt pulse width high (edge-triggered)	t _{IHIL}	125	_	ns
PA0-PA7 interrupt pulse period	t _{IHIH}	See note (3)	_	t _{CYC}
OSC1 pulse width	t	90	_	ns
RC oscillator frequency combined stability ⁽⁴⁾				
f_{OSC} =2.0MHz, V_{DD} =5.0Vdc±10%, t_A =-40°C to +85°C	Δf_{OSC}	_	±25	%
f_{OSC} =2.0MHz, V_{DD} =5.0Vdc±10%, t_A =0°C to +40°C	Δf_{OSC}	_	±15	%

Notes:


- (1) V_{DD}=5.0Vdc±10%, V_{SS}=0Vdc, t_A=t_L to t_H
- (2) The TIMER input pin is the limiting factor in determining timer resolution.
- (3) The minimum period t_{ILIL} or t_{IHIH} should not be less than the number of cycles it takes to execute the interrupt service routine plus 19 t_{CYC}.
- (4) Effects of processing, temperature, and supply voltage (excluding tolerances of external R and C).

THIS PAGE LEFT BLANK INTENTIONALLY

11 MECHANICAL SPECIFICATIONS

This section provides the mechanical dimensions for the 40-pin DIP, 42-pin SDIP and 44-pin QFP packages for the MC68HC05SU3A.

11.1 40-Pin DIP Package (Case 711-03)



NOTES:


- NOTES:

 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL
 BE WITHIN 0.25 mm (0.010) AT MAXIMUM
 MATERIAL CONDITION, IN RELATION TO SEATING
 PLANE AND EACH OTHER.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	51.69	52.45	2.035	2.065		
В	13.72	14.22	0.540	0.560		
С	3.94	5.08	0.155	0.200		
D	0.36	0.56	0.014	0.022		
F	1.02	1.52	0.040	0.060		
G	2.54 BSC		0.100	BSC		
Н	1.65	2.16	0.065	0.085		
J	0.20	0.38	0.008	0.015		
K	2.92	3.43	0.115	0.135		
L	15.24 BSC		0.600	BSC		
M	0°	15°	0°	15°		
N	0.51	1.02	0.020	0.040		

Figure 11-1 40-pin DIP Package

11.2 42-Pin SDIP Package (Case 858-01)



- NOTES:
 1. DIMENSIONS AND TOLERANCING PER ANSI
 - Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL
 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).

	INCHES		MILLIMETERS			
DIM	MIN MAX		MIN	MAX		
Α	1.435	1.465	36.45	37.21		
В	0.540	0.560	13.72	14.22		
С	0.155	0.200	3.94	5.08		
D	0.014	0.022	0.36	0.56		
F	0.032	0.046	0.81	1.17		
G	0.070 BSC		1.778 BSC			
Н	0.300 BSC		7.62	BSC		
J	0.008	0.015	0.20	0.38		
K	0.115	0.135	2.92	3.43		
L	0.600 BSC		15.24	24 BSC		
M	0°	15°	0°	15°		
N	0.020	0.040	0.51	1.02		

Figure 11-2 42-pin SDIP Package

11.3 44-pin QFP Package (Case 824A-01)




Figure 11-3 44-pin QFP Package

THIS PAGE LEFT BLANK INTENTIONALLY

INPUT/OUTPUT PORTS
MEMORY AND REGISTERS
RESETS AND INTERRUPTS
TIMER
CPU CORE AND INSTRUCTION SET
LOW POWER MODES
OPERATING MODES
ELECTRICAL SPECIFICATIONS
MECHANICAL SPECIFICATIONS

GENERAL DESCRIPTION

PIN DESCRIPTIONS

For More Information On This Product. Go to: www.freescale.com

	Freescale Semiconductor, Inc.
1	GENERAL DESCRIPTION
2	PIN DESCRIPTIONS
3	INPUT/OUTPUT PORTS
: 4	MEMORY AND REGISTERS
5	RESETS AND INTERRUPTS
6	TIMER
7	CPU CORE AND INSTRUCTION SET
8	LOW POWER MODES
9	OPERATING MODES
10	ELECTRICAL SPECIFICATIONS

MECHANICAL SPECIFICATIONS

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor

Technical Information Center, CH370

1300 N. Alma School Road

Chandler, Arizona 85224

(800) 521-6274

480-768-2130

support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064, Japan

0120 191014 +81 2666 8080

support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.

Technical Information Center

2 Dai King Street

Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

+800 2666 8080

support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor

Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

(800) 441-2447

303-675-2140 Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

