#### **DATA SHEET**



# MOS INTEGRATED CIRCUIT MC-4R128FKE6D-840

## Direct Rambus DRAM RIMM<sup>™</sup> Module 128M-BYTE (64M-WORD x 16-BIT)

#### **Description**

The Direct Rambus RIMM module is a general-purpose high-performance memory module subsystem suitable for use in a broad range of applications including computer memory, personal computers, workstations, and other applications where high bandwidth and low latency are required.

MC-4R128FKE6D modules consists of four 288M Direct Rambus DRAM (Direct RDRAM) devices ( $\mu$ PD488588). These are extremely high-speed CMOS DRAMs organized as 16M words by 18 bits. The use of Rambus Signaling Level (RSL) technology permits 600MHz, 711MHz or 800MHz transfer rates while using conventional system and board design technologies.

Direct RDRAM devices are capable of sustained data transfers at 1.25 ns per two bytes (10 ns per sixteen bytes).

The architecture of the Direct RDRAM enables the highest sustained bandwidth for multiple, simultaneous, randomly addressed memory transactions. The separate control and data buses with independent row and column control yield over 95 % bus efficiency. The Direct RDRAM's 32 banks support up to four simultaneous transactions per device.

#### **Features**

- 184 edge connector pads with 1mm pad spacing
- 128 MB Direct RDRAM storage
- Each RDRAM® has 32 banks, for 128 banks total on module
- Gold plated contacts
- RDRAMs use Chip Scale Package (CSP)
- Serial Presence Detect support
- Operates from a 2.5 V supply
- Powerdown self refresh modes
- Separate Row and Column buses for higher efficiency
- Over Drive Factor (ODF) support

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.

Document No. E0261N10 (Ver. 1.0) Date Published April 2002 (K) Japan URL: http://www.elpida.com



#### **Order information**

Part number	Organization	I/O Freq.	RAS access time	Package	Mounted devices
		MHz	ns		
MC-4R128FKE6D - 840	64M x 16	800	40	184 edge connector pads RIMM with heat spreader	4 pieces of μPD488588FF
ING INCIDENTAL OF THE PROPERTY	0 1W X 10	000	10	Edge connector : Gold plated	FBGA (μBGA <sup>®</sup> ) package

#### **Module Pad Configuration** GND O LDQA8 O GND O B1 B2 B3 B4 B5 B6 B7 ○ GND ○ LDQA7 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A19 A20 A21 OLDQA7 OGND OLDQA5 OGND OLDQA3 OGND LDQA6 GND LDQA4 GND LDQA2 GND LDQA0 -O GND -O LDQA1 -O GND -O LCFM -O GND -O LCFMN -O GND -O NC B8 B9 B10 B11 B12 B13 GND LCTMN GND LCTM GND B14 B15 B16 B17 B18 B19 -○ GND -○ LROW2 -O LROW2 -O GND -O LROW0 -O GND -O LCOL3 -O GND GND LROW1 GND LCOL4 GND LCOL2 GND B20 B21 -O GND -O LCOL1 -O GND -O LDQB0 -O GND -O GND -O GND -O CND **B22** A22 A23 A24 A25 A26 A27 A28 A29 B23 GND LCOL0 GND LDQB1 GND LDQB3 GND B24 B25 B26 B27 B28 B29 O GND -○ GND •○ LDQB6 -○ GND •○ LDQB8 -○ GND -○ LCMD B30 B31 B32 LDQB5 A30 A31 A32 A33 A34 A35 A36 A37 A38 A40 A41 A42 A43 A44 A45 GND LDQB7 GND LSCK B33 B34 B34 B35 B36 B37 B38 B39 О Vсмоз Vcmos SOUT ►O SIN ─O VCMOS ─O NC ─O GND SOUT VCMOS NC GND NC VDD VDD B40 B41 O NC O VDD B42 B43 B44 B45 B46 O VDD O NC O NC O NC O NC O NC O NC V<sub>DD</sub> NC NC NC NC LCFM, LCFMN, Side B Side A RCFM, RCFMN: Clock from master LCTM, LCTMN, RCTM, RCTMN: Clock to master LCMD, RCMD : Serial Command Pad -- NC -- NC -- NC -- NC -- NC -- VREF -- GND -- SA0 -- VDD -- SA1 NC O NC O NC O VREF O GND O SCL O VDD O SDA O B47 B48 B49 A47 A48 A49 A50 A51 A52 A53 A54 A55 LROW2 - LROW0, B50 RROW2 - RROW0 : Row bus B51 B52 B53 B54 B55 LCOL4 - LCOL0, RCOL4 - RCOL0 : Column bus B56 - SVDD - SA2 SVDD A56 A57 A58 A59 A60 A61 A62 A63 A64 A65 A66 A67 B57 LDQA8 - LDQA0, VDD RSCK GND RDQB7 B58 B59 RDQA8 - RDQA0 : Data bus A B60 B61 LDQB8 - LDQB0, B62 -O GND -O RDQB6 GND B63 B64 B65 B66 RDQB5 O RDQB6 O GND O RDQB4 O GND O RDQB2 GND RDQB3 GND RDQB8 - RDQB0 : Data bus B LSCK, RSCK: Clock input RDQB1 B67 B68 O GND GND RCOL0 GND RCOL2 GND RCOL4 GND A69 A70 A71 A72 A73 A74 B69 O RDQB0 SA0 - SA2 : Serial Presence Detect Address -O RDQB0 -O GND -O RCOL1 -O GND -O RCOL3 B69 B70 B71 B72 B73 B74 SCL, SDA : Serial Presence Detect Clock SIN, SOUT : Serial I/O O BROWO RROW1 B75 A75 A76 A77 A78 A79 A80 A81 A82 A83 A84 A85 A86 -O RHOWO -O GND -O RROW2 -O GND -O NC -O GND -O GND GND NC GND RCTM GND RCTMN B76 B77 B78 B79 B80 B81 $SV_{\text{DD}}$ : SPD Voltage **SWP** : Serial Presence Detect Write Protect **V**cmos : Supply voltage for serial pads -O RCFMN -O GND -O RCFM -O GND -O RDQA1 B82 GND RDQA0 GND RDQA2 GND RDQA4 GND B83 B84 B85 $V_{DD}$ : Supply voltage $V_{\mathsf{REF}}$ : Logic threshold **B86** -O GND B87 A87 **GND** : Ground reference

: These pads are not connected

NC

A88

A89 A90

A91 A92

**B88** 

B89

B92

-○ RDQA5

-⊖GND -⊝RDQA7 -⊝GND

-O GND

RDQA6

RDQA8 GND

GND



#### **Module Pad Names**

		_	
Pad	Signal Name	Pad	Signal Name
A1	GND	B1	GND
A2	LDQA8	B2	LDQA7
A3	GND	В3	GND
A4	LDQA6	B4	LDQA5
A5	GND	B5	GND
A6	LDQA4	В6	LDQA3
A7	GND	В7	GND
A8	LDQA2	В8	LDQA1
A9	GND	В9	GND
A10	LDQA0	B10	LCFM
A11	GND	B11	GND
A12	LCTMN	B12	LCFMN
A13	GND	B13	GND
A14	LCTM	B14	NC
A15	GND	B15	GND
A16	NC	B16	LROW2
A17	GND	B17	GND
A18	LROW1	B18	LROW0
A19	GND	B19	GND
A20	LCOL4	B20	LCOL3
A21	GND	B21	GND
A22	LCOL2	B21	LCOL1
A23	GND	B23	GND
A24	LCOL0	B24	LDQB0
A25	GND	B25	GND
A26	LDQB1	B26	LDQB2
A27	GND	B27	GND
A28	LDQB3	B28	LDQB4
A29	GND	B29	GND
A30	LDQB5	B30	LDQB6
A31	GND	B31	GND
A32	LDQB7	B32	LDQB8
A33	GND	B33	GND
A34	LSCK	B34	LCMD
A35	Vcmos	B35	Vcmos
A36	SOUT	B36	SIN
A37	Vcmos	B37	Vcmos
A38	NC	B38	NC
A39	GND	B39	GND
A40	NC	B40	NC
A41	V <sub>DD</sub>	B41	V <sub>DD</sub>
A42	$V_{DD}$	B42	$V_{DD}$
A43	NC	B43	NC
A44	NC	B44	NC
A45	NC	B45	NC
A46	NC	B46	NC
A45	NC	B45	NC

Dod	Cianal Nama	Dod	Cianal Nama
Pad	Signal Name	Pad	Signal Name
A47	NC NC	B47	NC
A48	NC	B48	NC
A49	NC	B49	NC
A50	NC	B50	NC
A51	VREF	B51	VREF
A52	GND	B52	GND
A53	SCL	B53	SA0
A54	V <sub>DD</sub>	B54	V <sub>DD</sub>
A55	SDA	B55	SA1
A56	SVDD	B56	SV <sub>DD</sub>
A57	SWP	B57	SA2
A58	V <sub>DD</sub>	B58	V <sub>DD</sub>
A59	RSCK	B59	RCMD
A60	GND	B60	GND
A61	RDQB7	B61	RDQB8
A62	GND	B62	GND
A63	RDQB5	B63	RDQB6
A64	GND	B64	GND
A65	RDQB3	B65	RDQB4
A66	GND	B66	GND
A67	RDQB1	B67	RDQB2
A68	GND	B68	GND
A69	RCOL0	B69	RDQB0
A70	GND	B70	GND
A71	RCOL2	B71	RCOL1
A72	GND	B72	GND
A73	RCOL4	B73	RCOL3
A74	GND	B74	GND
A75	RROW1	B75	RROW0
A76	GND	B76	GND
A77	NC	B77	RROW2
A78	GND	B78	GND
A79	RCTM	B79	NC
A80	GND	B80	GND
A81	RCTMN	B81	RCFMN
A82	GND	B82	GND
A83	RDQA0	B83	RCFM
A84	GND	B84	GND
A85	RDQA2	B85	RDQA1
A86	GND	B86	GND
A87	RDQA4	B87	RDQA3
A88	GND	B88	GND
A89	RDQA6	B89	RDQA5
A90	GND	B90	GND
A91	RDQA8	B91	RDQA7
A92	GND	B92	GND

### **Module Connector Pad Description**


(1/2)


Signal	I/O	Type	Description
GND	-	_	Ground reference for RDRAM core and interface. 72 PCB connector pads.
LCFM	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
LCFMN	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
LCMD	I	Vcmos	Serial Command used to read from and write to the control registers. Also used for power management.
LCOL4LCOL0	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
LCTM	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
LCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
LDQA8LDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules with x16 RDRAM devices.
LDQB8LDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules with x16 RDRAM devices.
LROW2LROW0	ı	RSL	Row bus. 3-bit bus containing control and address information for row accesses.
LSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
NC	-	-	These pads are not connected. These 24 connector pads are reserved for future use.
RCFM	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity.
RCFMN	I	RSL	Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity.
RCMD	I	Vcmos	Serial Command Input used to read from and write to the control registers. Also used for power management.
RCOL4RCOL0	I	RSL	Column bus. 5-bit bus containing control and address information for column accesses.
RCTM	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity.
RCTMN	I	RSL	Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity.
RDQA8RDQA0	I/O	RSL	Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules with x16 RDRAM devices.
RDQB8RDQB0	I/O	RSL	Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules with x16 RDRAM devices.
RROW2RROW0	ı	RSL	Row bus. 3-bit bus containing control and address information for row accesses.

(2/2)

Signal	I/O	Туре	Description
RSCK	I	Vcmos	Serial clock input. Clock source used to read from and write to the RDRAM control registers.
SA0	1	SVDD	Serial Presence Detect Address 0.
SA1	- 1	SVDD	Serial Presence Detect Address 1.
SA2	1	SVDD	Serial Presence Detect Address 2.
SCL	I	SVDD	Serial Presence Detect Clock.
SDA	I/O	SVDD	Serial Presence Detect Data (Open Collector I/O).
SIN	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO0 of the first RDRAM on the module.
SOUT	I/O	Vcmos	Serial I/O for reading from and writing to the control registers. Attaches to SIO1 of the last RDRAM on the module.
SVDD	_	_	SPD Voltage. Used for signals SCL, SDA, SWP, SA0, SA1 and SA2.
SWP	I	SVDD	Serial Presence Detect Write Protect (active high). When low, the SPD can be written as well as read.
Vcmos	_	_	CMOS I/O Voltage. Used for signals CMD, SCK, SIN, SOUT.
V <sub>DD</sub>	_	_	Supply voltage for the RDRAM core and interface logic.
VREF	_	_	Logic threshold reference voltage for RSL signals.

#### **Block Diagram**





SERIAL PD

Remarks 1. Rambus Channel signals form a loop through the RIMM module, with the exception of the SIO chain.

2. See Serial Presence Detection Specification for information on the SPD device and its contents.



#### **Electrical Specification**

#### **Absolute Maximum Ratings**

Symbol	Parameter	MIN.	MAX.	Unit
VI,ABS	Voltage applied to any RSL or CMOS signal pad with respect to GND	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>DD,ABS</sub>	Voltage on VDD with respect to GND	-0.5	V <sub>DD</sub> + 1.0	V
TSTORE	Storage temperature	-50	+100	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **DC Recommended Electrical Conditions**

Symbol	Parameter and conditions		MIN.	MAX.	Unit
Vdd	Supply voltage		2.50 – 0.13	2.50 + 0.13	V
Vcmos	CMOS I/O power supply at pad	2.5V controllers	2.5 – 0.13	2.5 + 0.25	V
		1.8V controllers	1.8 – 0.1	1.8 + 0.2	
VREF	Reference voltage		1.4 – 0.2	1.4 + 0.2	V
VIL	RSL input low voltage		V <sub>REF</sub> – 0.5	V <sub>REF</sub> – 0.2	V
ViH	RSL input high voltage		V <sub>REF</sub> + 0.2	V <sub>REF</sub> + 0.5	V
VIL,CMOS	CMOS input low voltage		-0.3	0.5Vсмоs – 0.25	V
VIH,CMOS	CMOS input high voltage		0.5Vсмоs+0.25	Vcmos + 0.3	V
Vol,cmos	CMOS output low voltage, IoL,CMOS = 1 mA		_	0.3	V
Voн,смоs	CMOS output high voltage, loн,cмos = -0.25 mA		Vсмоs – 0.3	_	V
IREF	Vref current, Vref,max		-40.0	+40.0	μΑ
Isck,cmd	CMOS input leakage current, (0 ≤ VcMos ≤ Vdd)		-40.0	+40.0	μΑ
Isin,sout	CMOS input leakage current, (0 ≤ VcMos ≤ Vdd)		-10.0	+10.0	μΑ



#### **AC Electrical Specifications**

Symbol	Parameter and Conditions	MIN.	TYP.	MAX.	Unit
Z	Module Impedance of RSL signals	25.2	28.0	30.8	Ω
	Module Impedance of SCK and CMD signals	23.8	28.0	32.2	
Трр	Average clock delay from finger to finger of all RSL clock nets (CTM, CTMN,CFM, and CFMN)			1.28	ns
$\DeltaT_PD$	Propagation delay variation of RSL signals with respect to TPD Note1,2	-21		+21	ps
ΔTpd-cmos	Propagation delay variation of SCK signal with respect to an average clock delay Note1	-250		+250	ps
$\DeltaT$ PD- SCK,CMD	Propagation delay variation of CMD signal with respect to SCK signal	-200		+200	ps
V <sub>α</sub> /V <sub>IN</sub>	Attenuation Limit			12.0	%
Vxf/Vin	Forward crosstalk coefficient (300ps input rise time 20% - 80%)			2.0	%
Vxb/Vin	Backward crosstalk coefficient (300ps input rise time 20% - 80%)			1.5	%
Roc	DC Resistance Limit			0.6	Ω

- **Notes 1.** TPD or Average clock delay is defined as the average delay from finger to finger of all RSL clock nets (CTM, CTMN, CFM, and CFMN).
  - 2. If the RIMM module meets the following specification, then it is compliant to the specification. If the RIMM module does not meet these specifications, then the specification can be adjusted by the "Adjusted  $\Delta T_{PD}$  Specification" table.

#### Adjusted ATPD Specification

Symbol	Parameter and conditions	Adjusted MIN./MAX.	Abso	olute	Unit
			MIN.	MAX.	
$\DeltaT_PD$	Propagation delay variation of RSL signals with respect to TPD	+/- [17+(18*N*ΔZ0)] Note	-30	+30	ps

**Note** N = Number of RDRAM devices installed on the RIMM module.

 $\Delta$ Z0 = delta Z0% = (MAX. Z0 – MIN. Z0) / (MIN. Z0)

(MAX. Z0 and MIN. Z0 are obtained from the loaded (high impedance) impedance coupons of all RSL layers on the module.)



#### **RIMM Module Current Profile**


lod	RIMM module power conditions Note1	MAX.	Unit
I <sub>DD1</sub>	One RDRAM in Read Note2, balance in NAP mode	717.6	mA
I <sub>DD2</sub>	One RDRAM in Read Note2, balance in Standby mode	975	mA
IDD3	One RDRAM in Read Note2, balance in Active mode	1110	mA
I <sub>DD4</sub>	One RDRAM in Write, balance in NAP mode	777.6	mA
I <sub>DD5</sub>	One RDRAM in Write, balance in Standby mode	1035	mA
I <sub>DD6</sub>	One RDRAM in Write, balance in Active mode	1170	mA


**Notes 1.** Actual power will depend on individual RDRAM component specifications, memory controller and usage patterns. Power does not include Refresh Current.


2. I/O current is a function of the % of 1's, to add I/O power for 50 % 1's for a x16 need to add 257 mA or 290 mA for x18 ECC module for the following:  $V_{DD} = 2.5 \text{ V}$ ,  $V_{TERM} = 1.8 \text{ V}$ ,  $V_{REF} = 1.4 \text{ V}$  and  $V_{DIL} = V_{REF} - 0.5 \text{ V}$ .

#### **Package Drawings**

## 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (1/2)








ITEM	MILLIMETERS
Α	133.35 TYP.
A1	133.35±0.13
В	55.175
B1	1.00±0.10
С	11.50
C1	3.00±0.10
D	45.00
E	32.00
F	45.00
G	5.675
Н	47.625
1	25.40
J	47.625
K	6.35
L	1.00 TYP.
М	34.925±0.13
M1	15.145
M2	19.78
N	29.21
0	17.78
P	4.00±0.10
Q	R 2.00
R	3.00±0.10
S	φ2.44
Т	1.27±0.10
W	0.80±0.05
Х	2.99
Υ	0.30
Z	2.00±0.10

ECA-TS2-0012-02

## 184 EDGE CONNECTOR PADS RIMM (SOCKET TYPE) (2/2)



ITEM	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
A	PCB length	133.22	133.35	133.48	mm
В	PCB height	34.795	34.925	35.055	mm
С	Center-center pad width from pad A1 to A46, A47 to A92, B1 to B46 or B47 to B92	44.95	45.00	45.05	mm
D	Spacing from PCB left edge to connector key notch	-	55.175	-	mm
Е	Spacing from contact pad PCB edge to side edge retainer notch	-	17.78	-	mm
F	PCB thickness	1.17	1.27	1.37	mm
G	Heat spreader thickness from PCB surface (one side) to heat spreader top surface	-	-	3.09	mm
Н	RIMM thickness	-	-	4.46	mm

ECA-TS2-0012-02

#### CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory ICs, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

In particular, do not push module cover or drop the modules in order to protect from mechanical defects, which would be electrical defects.

When re-packing memory modules, be sure the modules are not touching each other.

Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

MDE0202

#### NOTES FOR CMOS DEVICES -

#### 1) PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.

CME0107

Rambus, RDRAM and the Rambus logo are registered trademarks of Rambus Inc. RIMM, SO-RIMM, RaSer and QRSL are trademarks of Rambus Inc.  $\mu$ BGA is a registered trademark of Tessera, Inc.

The information in this document is subject to change without notice. Before using this document, confirm that this is the latest version.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Elpida Memory, Inc.

Elpida Memory, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Elpida Memory, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida Memory, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Elpida Memory, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

#### [Product applications]

Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, users are instructed to contact Elpida Memory's sales office before using the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury.

#### [Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Elpida Memory, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Elpida Memory, Inc. product.

#### [Usage environment]

This product is not designed to be resistant to electromagnetic waves or radiation. This product must be used in a non-condensing environment.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Japan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Japan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.

M01E0107