# 8-bit Proprietary Microcontrollers cmos

## F<sup>2</sup>MC-8L MB89890 Series

## MB89898/899/P899/PV890


#### **■ OUTLINE**

The MB89890 series is a line of single-chip microcontrollers containing a great variety of peripheral functions such as dual clock control systems, 4-stage operating speed controller, DTMF signal generator, timer, PWM timer, serial interface, modem, A/D converter and external interrupt, as well as compact instruction set.

#### **■ FEATURES**

- F2MC-8L family CPU core
- · Dual clock control system
- Maximum memory size: 64 Kbytes
- Minimum execution time: 0.5 μs at 8 MHz
- Interrupt processing time: 4.5 μs at 8 MHz
- I/O ports: Max 85 ports
- 21-bit time-base counter
- 8-bit PWM timer
- DTMF generator
- 8/16-bit timer
- 8-bit serial I/O
- Serial I/O with 1-byte buffer

PACKAGES





### (Continued)

- A/D converter
- Modem timer (pulse-width counter)
- Modem signal output
- External interrupt: 16 channels
- Power-on reset function
- Low-power consumption modes (subclock mode, watch mode, sleep mode, stop mode)
- CMOS technology

### **■ PRODUCT LINEUP**

Part number	MB89898	MB89899	MB89P899	MB89PV890		
Classification		Mass-produced products (mask ROM products)		Piggyback/ evaluation product (for development)		
ROM size	48 K × 8 bits (internal mask ROM)	60 K × 8 bits (internal mask ROM)	60 K × 8 bits (internal OTPROM)	60 K × 8 bits (external ROM)		
RAM size	1.5 K × 8 bits		2.0 K × 8 bits			
Instruction bit length		8 t	pits			
Instruction length		1 to 3	bytes			
Data bit length		1, 8, 1	16 bits			
The number of instructions		1;	36			
Clock generator	Internal					
Minimum execution time	0.5 μs at 8 MHz to 8 μs at 8 MHz, 61 μs at 32.768 kHz					
Interrupt processing time	4.5 μs at 8 MHz to 72 μs at 8 MHz, 549.3 μs at 32.768 kHz					
Ports () indicate shared function ports.	General-purpose output ports (N-ch open-drain): 21 (8) General-purpose output ports (CMOS): 8 (0) General-purpose I/O ports (N-ch open-drain): 8 (6) General-purpose I/O ports (CMOS): 48 (29) Total: 85 (43)					
PWM timer	8 bits × 1 channel					
Timer/counter		8 bits × 2 channels of	or 16 bits × 1 channel			
Serial I/O	8-bit serial I/O (with 1-byte buffer) × 1					
A/D converter	8 bits × 8 channels					
DTMF generator	CCITT all-tone output capable (1 to 0(10), *, #, A to D) Single-tone output capable					
Soft modem receiving timer	5-bit noise reduction circuit + pulse-width measurement timer					

#### (Continued)

Part number	MB89898	MB89899	MB89P899	MB89PV890			
Soft modem transmitting circuit	approxim	approximately 1208 bps, approximately 2415 bps modem output					
External interrupt		16					
Time-base timer		21 bits					
Watch prescaler	15 bits						
Standby mode	Watch mode, subclock mode, sleep mode, stop mode						
Process	CMOS						
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V						
EPROM for use	MBM27C512-20T\						

<sup>\*:</sup> Varies with conditions such as operating frequencies.

#### ■ PACKAGE AND CORRESPONDING MODELS

Package	MB89898 MB89899 MB89P899	MB89PV890
FPT-100P-M06	0	×
MQP-100C-P01	×	0

○ : Available ×: Not available

Note: For more information about each package, see "■ PACKAGE DIMENSIONS".

### **■ DIFFERENCES AMONG MODELS**

#### 1. Memory Size

Before evaluating using the piggyback model, verify its difference from the model that will actually be used.

#### 2. Current Consumption

- In the case of the MB89PV890, added is the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed the product with an OTPROM (EPROM) will consume more current than the product with a mask ROM. However, the same is current consumption in sleep/stop mode.


#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary with product. Before using options, check "


MASK OPTIONS". Take particular care on the following points:

- Options are fixed on the MB89PV890.
- Pull-up resistor options on the MB89P899 are in 2-bit units for P00 to P07, P10 to P17, P60 to P67, P90 to P97, and PA0 to PA7. Options are in 1-bit units for P40 to P44, P70 to P77, P80 to P87.

### **■ PIN ASSIGNMENTS**







Pin assignment on package top (MB89PV890 only)

Pin no.	Pin name						
101	N.C.	109	A2	117	N.C.	125	OE
102	A15	110	A1	118	04	126	N.C.
103	A12	111	A0	119	O5	127	A11
104	A7	112	N.C.	120	O6	128	A9
105	A6	113	01	121	07	129	A8
106	A5	114	02	122	O8	130	A13
107	A4	115	O3	123	CE	131	A14
108	A3	116	Vss	124	A10	132	Vcc

N.C.: Internally connected. Do not use.

## ■ PIN DESCRIPTION

Pin no. Pin name Cir		Circuit type	Function			
QFP*1, MQP*2	i iii iiaiiie	Circuit type	runction			
6	X0	۸	Crystal agaillatar pina (9 MHz)			
7	X1	- A	Crystal oscillator pins (8 MHz)			
3	X0A	В	Cruetal accillator pine (22.700 kHz)			
2	X1A	- В	Crystal oscillator pins (32.768 kHz)			
4	MOD0	6	Operation mode select pins			
5	MOD1	C	Connect to Vss (GND) when using.			
9	RST	D	Reset input pin			
10 to 17	P00 to P07	E	General-purpose I/O ports			
18 to 25	P10 to P17	E	General-purpose I/O ports			
26 to 33	P20 to P27	G	General-purpose I/O ports			
39	P30/PWM	F	General-purpose I/O port Also serves as an 8-bit PWM.			
40	P31/BUZR	F	General-purpose I/O port Also serves as a buzzer output.			
41	P32/MSKI	F	General-purpose I/O port Also serves as a modem timer.			
42, 43	P33, P34	F	General-purpose I/O ports			
44, 45, 46	P35/SK1, P36/SI1, P37/SO1	F	General-purpose I/O ports Also serve as an 8-bit serial I/O output 1.			
34 to 38	P40 to P44	J	General-purpose I/O ports			
85 to 92	P50/AN00 to P57/AN07	Н	General-purpose output ports Also serve as an analog input.			
47, 48, 49	P60/TMO1, P61/TMO2, P62/TCLK	F	General-purpose I/O ports Also serve as an 8/16-bit timer.			
51	P63/MSKO	F	General-purpose I/O port Also serves as a modem output.			
52	P64	F	General-purpose I/O port			
53, 54, 55	P65/BSK1, P66/BSI1, P67/BSO1	F	General-purpose I/O ports Also serve as a serial I/O output 1 with 1-byte buffer.			
56, 57, 58	P70/SK2, P71/SI2, P72/SO2	I	General-purpose I/O ports Also serve as an 8-bit serial I/O output 2.			

<sup>\*1:</sup> FPT-100P-M06 \*2: MQP-100C-P01


## (Continued)

Pin no. QFP*1, MQP*2	Pin name	Circuit type	Function
60, 61, 62	P73/BSK2, P74/BSI2, P75/BSO2	I	General-purpose I/O ports Also serve as a serial I/O output 2 with 1-byte buffer.
63, 64	P76, P77	I	General-purpose I/O ports
65 to 72	P80 to P87	J	General-purpose output ports
73 to 80	P90/INT20 to P97/INT27	F	General-purpose I/O ports External interrupt input is hysteresis input.
81, 82, 83	PA0/ <u>INT28</u> , PA1/ <u>INT29</u> , PA2/ <u>INTA</u>	F	General-purpose I/O ports External interrupt input is hysteresis input.
96, 97 to 100	PA3/INTB, PA4/INT0 to PA7/INT3	F	General-purpose I/O ports External interrupt input is hysteresis input.
95	DTMF	K	DTMF signal output pin
1, 50	Vcc	_	Power supply pin
8, 59	Vss	_	Power supply (GND) pin
93	Vcc (AVcc)	_	Power supply pin
84	Vss (AVss)	_	Power supply GND pin
94	AVR	_	A/D converter reference input pin

\*1: FPT-100P-M06

\*2: MQP-100C-P01

## **■ I/O CIRCUIT TYPE**



Туре	Circuit	Remarks
F	R P-ch	CMOS output     Hysteresis input     Pull-up resistor optional
G	P-ch N-ch	CMOS output
н	N-ch Analog input	N-ch open-drain output     Analog input
I	R P-ch N-ch	N-ch open-drain output Hysteresis input Pull-up resistor optional

Туре	Circuit	Remarks
J	R P-ch	N-ch open-drain output     Pull-up resistor optional
К	OPAMP	DTMF analog output

#### HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of  $V_{CC}$  power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that  $V_{CC}$  ripple fluctuations (P-P value) will be less than 10% of the standard  $V_{CC}$  value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required for even power-on reset (optional) and release from stop mode.

#### ■ PROGRAMMING TO THE EPROM ON THE MB89P899


The MB89P899 is a one-time PROM version of the MB89890 series.

#### 1. Features

- 60-Kbyte PROM on chip
- Option can be set using the EPROM programmer.
- Equivalency to the MBM27C1001, in EPROM mode (when programmed with the EPROM programmer), supports 4-byte programming mode.

#### 2. Memory Space

Memory space in each mode such as 60-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode the MB89P899 functions equivalent to the MBM27C1001. This allows the EPROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


When the operating ROM area for a single chip is 60 Kbytes (01000<sub>H</sub> to 0FFFF<sub>H</sub>) the EPROM can be programmed as follows:

- · Programming procedure
- (1) Set the EPROM programmer to MBM27C1001.
- (2) Load program data into the EPROM programmer at 01000<sub>H</sub> to 0FFFF<sub>H</sub>.

  Load option data into addresses 00FE4<sub>H</sub> to 00FFC<sub>H</sub>. (For information about each corresponding options, see "7. Setting OTPROM Options.")
- (3) Program to 00FE4H to 00FFCH, and 01000H to 0FFFFH with the EPROM programmer.

### 4. Recommended Screening Conditions

High-Temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



### 5. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of 100% cannot be assured at all times.

### 6. EPROM Programmer Socket Adapter

Part number	Package	Compatible socket adapter
Part number	rackaye	Sun Hayato Co., Ltd.
MB89P899	QFP-100	ROM-100QF-32DP-8LA

Inquiry: Sun Hayato Co., Ltd.:TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

## 7. Setting OTPROM Options

The programming procedure is the same as that for the program data. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map.

• PROM Option Bitmap

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00FE4н	Vacancy Readable and writ- able	Vacancy Readable and writ- able	Vacancy Readable and writ- able	Single/ double clock 1:2 clock systems 0:1 clock system	Reset output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Oscillation s time 11 2 <sup>18</sup> /FcH0 01 2 <sup>12</sup> /FcH0	0 2 <sup>16</sup> /Fсн
00FE8н	P17, P16	P15, P14	P13, P12	P11, P10	P07, P06	P05, P04	P03, P02	P01, P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	1: Yes	1: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FECн	P67, P66	P65, P64	P63, P62	P61, P60	P37, P36	P35, P34	P33, P32	P31, P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FF0н	PA7, PA6	PA5, PA4	PA3, PA2	PA1, PA0	P97, P96	P95, P94	P93, P92	P91, P90
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FF4н	Vacancy Readable and writ- able	Vacancy Readable and writ- able	Vacancy Readable and writ- able	P44 Pull-up 1: No 0: Yes	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
00FF8н	P77	P76	P75	P74	P73	P72	P71	P70
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
00FFCн	P87	P86	P85	P84	P83	P82	P81	P80
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes

Notes: • Note that option area address values are equivalent to every fourth address to accommodate 4-byte programming mode.

<sup>•</sup> Each bit is set to '1' as the initialized value, therefore the pull-up option is not selected.

#### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C512-20TV


### 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.:TEL (81)-3-3986-0403 FAX (81)-3-5396-9106


### 3. Memory Space



### 4. Programming Procedure

- (1) Set the EPROM programmer to MBM27C512-20TV.
- (2) Load program data into the EPROM programmer at 1000H to FFFFH.
- (3) Program to 1000H to FFFFH with the EPROM programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

### 1. Memory Space

The microcontrollers of the MB89890 series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas, according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89890 series is structured as illustrated below:



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit-long register for indicating the instruction storage positions

Accumulator (A): A 16-bit-long temporary register for arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit-long register which is used for arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX): A 16-bit-long register for index modification


Extra pointer (EP): A 16-bit-long pointer for indicating a memory address

Stack pointer (SP): A 16-bit-long pointer for indicating a stack area

Program status (PS): A 16-bit-long register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).



A0

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

· Rule for Conversion of Actual Addresses of the General-purpose Register Area RP Lower OP codes R4 R3 R2 R1 R0 "0" b2 b1 b0  $\downarrow$  $\downarrow$ A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag:Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag:Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.

IL1, 0:Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	0	High
0	1	1	<b>†</b>
1	0	2	
1	1	3	Low

N-flag:Set to '1' if the highest bit becomes '1' as the result of an arithmetic operation. Cleared to '0' otherwise.

Z-flag:Set to '1' when an arithmetic operation results in '0'. Cleared to '0' otherwise.

Generated addresses


V-flag:Set to '1' if the complement on '2' overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag:Set to '1' when a carry or borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit-long register for storing data

The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used. The bank currently in use is indicated by the register bank pointer (RP).



## ■ I/O MAP

Address	Write/read	Register name	Register description		
00н	(R/W)	PDR0	Port 0 data register		
01н	(W)	DDR0	Port 0 data direction register		
02н	(R/W)	PDR1	Port 1 data register		
03н	(W)	DDR1	Port 1 data direction register		
04н	(R/W)	PDR2	Port 2 data register		
05н			Vacancy		
06н			Vacancy		
07н	(R/W)	SCC	System clock control register		
08н	(R/W)	SMC	Standby control register		
09н	(R/W)	WDTC	Watchdog control register		
ОАн	(R/W)	TBTC	Time-base timer control register		
0Вн	(R/W)	WPCR	Watch prescaler control register		
0Сн	(R/W)	PDR3	Port 3 data register		
0Dн	(R/W)	DDR3	Port 3 data direction register		
0Ен	(R/W)	PDR4	Port 4 data register		
0Fн	(R/W)	BZCR	Buzzer register		
10н	(R/W)	PDR5	Port 5 data register		
11н			Vacancy		
12н	(R/W)	PDR6	Port 6 data register		
13н	(R/W)	DDR6	Port 6 direction register		
14н	(R/W)	PDR7	Port 7 data register		
15н			Vacancy		
16⊦	(R/W)	PDR8	Port 8 data register		
17н			Vacancy		
18н	(R/W)	PDR9	Port 9 data register		
19н	(R/W)	DDR9	Port 9 data direction register		
1Ан	(R/W)	PDRA	Port A data register		
1Вн	(R/W)	DDRA	Port A data direction register		
1Сн	(R/W)	SMR	Serial mode register		
1Dн	(R/W)	SDR	Serial data register		
1Ен	(R/W)	CNTR	PWM control register		
1F <sub>H</sub>	(W)	COMR	PWM compare register		

Address	Write/read	Register name	Register description
20н	(R/W)	DTMC	DTMF control register
21н	(R/W)	DTMD	DTMF data register
22н	(R/W)	SBMR	Serial mode register with1-byte buffer
23н	(R/W)	SBFR	Serial flag register with1-byte buffer
0.4	(W)	SBUFW	Serial write register with1-byte buffer
24н	(R)	SBUFR	Serial read register with1-byte buffer
25н	(R)	SBDR	Serial data register with1-byte buffer
26н	(R/W)	T2CR	Timer 2 control register
27н	(R/W)	T1CR	Timer 1 control register
28н	(R/W)	T2DR	Timer 2 data register
29н	(R/W)	T1DR	Timer 1 data register
2Ан	(R/W)	MODC	Modem output control register
2Вн	(R/W)	MODA	Modem output data register
2Сн			Vacancy
2Dн	(R/W)	ADC1	A/D converter control register 1
2Ен	(R/W)	ADC2	A/D converter control register 2
2Fн	(R/W)	ADCD	A/D converter data register
30н	(R/W)	EIE1	External interrupt 1 enable register
31н	(R/W)	EIF1	External interrupt 1 flag register
32н	(R/W)	EIE2	External interrupt 2 enable register
33н	(R/W)	EIF2	External interrupt 2 flag register
34н	(R/W)	MDC1	Modem timer control 1 register
35н	(R/W)	MDC2	Modem timer control 2 register
36н	(R/W)	MLDH	Modem timer "H" level data register
37н	(R/W)	MLDL	Modem timer "L" level data register
38н			Vacancy
39н			Vacancy
ЗАн			Vacancy
3Вн			Vacancy
3Сн			Vacancy
3Dн	(R/W)	SSEL	Serial I/O port switching register
3Ен		I	Vacancy
3Fн			Vacancy

## (Continued)

Address	Write/read	Register name	Register description		
40н to 7Вн			Vacancy		
7Сн	(W)	ILR1 Interrupt level register 1			
7Dн	(W)	ILR2 Interrupt level register 2			
7Ен	(W)	ILR3 Interrupt level register 3			
<b>7</b> Fн			Vacancy		

Note: Do not use vacancies.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Ullit	Remarks
	Vcc	Vss-0.3	Vss + 7.0	V	
Power supply voltage	AVcc	Vss-0.3	Vss + 7.0	V	Set Vcc = AVcc*
Town dappiy tomage	AVR	Vss - 0.3	Vss + 7.0	V	AVR must not exceed "AVcc + 0.3 V".
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	Except P40 to P44, P70 to P77, P80 to P87
input voitage	VI	Vss - 0.3	Vss + 7.0	V	P40 to P44, P70 to P77, P80 to P87
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	
"L" level maximum output current	loL	_	20	mA	Peak value
"L" level average output current	IOLAV	_	10	mA	Specified by the average value of 1 hour.
"L" level total maximum output current	Σloι	_	120	mA	Peak value
"L" level total average output current	$\Sigma$ lolav	_	40	mA	Specified by the average value of 1 hour.
"H" level maximum output current	Іон	_	-20	mA	Peak value
"H" level average output current	Іонач	_	-10	mA	Specified by the average value of 1 hour.
"H" level total maximum output current	∑Іон	_	-60	mA	Peak value
"H" level total average output current	$\Sigma$ lohav	_	-20	mA	Specified by the average value of 1 hour.
Power consumption	P <sub>D</sub>	_	200	mW	
Operating temperature	TA	-20	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

<sup>\*:</sup> Use AVcc and Vcc set to the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Poromotor	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min	Max	Ullit	Remarks
	Vcc	2.2*	6.0	V	See Figure 1.
Power supply voltage	AVcc	1.5	6.0	V	Retains the RAM state in the stop mode
	AVR	2.0	AVcc	V	
Operating temperature	TA	-20	+85	°C	

<sup>\*:</sup> This value varies with the DTMF generator assurance range.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## 3. DC Characteristics

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

D	Sym-	,	= Vcc = 5.0 V	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Value			ŕ
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
	ViH	P00 to P07, P10 to P17	_	0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	P30 to P37, P60 to P67, P90 to P97, PA0 to PA7, RST, MOD0, MOD1, X0, X0A	_	0.8 Vcc	_	Vcc + 0.3	V	
	VIL	P00 to P07, P10 to P17	_	Vss- 0.3	_	0.3 Vcc	V	
"L" level input voltage	VILS	P30 to P37, P60 to P67, P90 to P97, PA0 to PA7, RST, MOD0, MOD1, X0, X0A	_	Vss - 0.3	_	0.2 Vcc	V	
Open-drain	VD	P40 to P47, P70 to P77, P80 to P87	_	Vss- 0.3	_	Vss + 7.0	V	N-ch open- drain
output pin applied voltage	VD	P50 to P57	_	Vss- 0.3	_	Vcc + 0.3	V	N-ch open- drain
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7	lон = −2.0 mA	2.4	_	_	٧	
"L" level output	V <sub>OL1</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P60 to P67, P90 to P97, PA0 to PA7	IoL = 4.0 mA	_	_	0.4	V	
voltage	V <sub>OL2</sub>	RST	IoL = 4.0 mA	_	_	0.4	V	
	V <sub>OL3</sub>	P40 to P44, P70 to P77, P80 to P87	IoL = 8.0 mA	_	_	0.6	V	
Input leakage current (Hi-z output leakage current)	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P44, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, MOD0, MOD1	0.45 V < Vı < Vcc	_	_	±5	μА	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P44 P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA7, RST	Vı = 0.0 V	25	50	100	kΩ	With pull- up resistor (Except RST)

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

Parameter	Sym-	Pin		Condition		Value		Unit	Remarks
Parameter	bol	PIII	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Condition	Min	Тур	Max	Ullit	Remarks
				FCH = 4 MHz VCC = 5.0 V in the main clock operation	_	6	9	mA	Highest gear speed
	Icc			FCH = 4 MHz Vcc = 3.0 V in the main clock operation	_	1.2	1.8	mA	Lowest gear speed
				FcH = 8 MHz Vcc = 5.0 V in the main clock operation	_	13	26	mA	Highest gear speed
		S When DTMF operation is stopped	þé	$F_{\text{CH}} = 8 \text{ MHz} \\ V_{\text{CC}} = 3.0 \text{ V} \\ \text{in the main} \\ \text{clock} \\ \text{operation}$	_	3	5	mA	Lowest gear speed
	Iccs1		is stoppe	$F_{CH} = 4 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ in the main sleep mode	_	2.5	4	mA	Highest gear speed
Power supply current			$F_{CH} = 8 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ in the main sleep mode	_	4	8	mA	Highest gear speed	
Garron	Iccs2		When DTMF	FcL = 32.768 kHz Vcc = 3.0 V in the subclock sleep mode	_	15	2.5	μΑ	
	Іссн1			T <sub>A</sub> = +25°C V <sub>CC</sub> = 3.0 V in the subclock stop mode	_	_	1	μА	
	Іссн2			T <sub>A</sub> = +85°C V <sub>CC</sub> = 3.0 V in the subclock stop mode	_	1	10	μΑ	
	Ісѕв			FcL = 32.768 kHz Vcc = 3.0 V in the sub- clock operation	_	50	75	μΑ	
	Ісст			F <sub>CL</sub> = 32.768 kHz V <sub>CC</sub> = 3.0 V in the watch mode	_	_	15	μΑ	

(Continued)

 $(AVcc = Vcc = 5.0 V\pm 10\%, AVss = Vss = 0.0 V, TA = -20°C to +85°C)$ 

Parameter	Sym-	Pin		condition	, , , , , , , ,	Value	0.0 ., 1	Unit	Remarks
Parameter	bol	FIII	•	Condition	Min	Тур	Max	Ullit	Remarks
Power supply			During DTMF operation	FCH = 4 MHz Vcc = 5.0 V in the main clock operation	_	8	12	mA	Highest gear speed
	Ісер			$\begin{aligned} & \text{F}_{\text{CH}} = 4 \text{ MHz} \\ & \text{V}_{\text{CC}} = 3.0 \text{ V} \\ & \text{in the main} \\ & \text{clock} \\ & \text{operation} \end{aligned}$	_	2.3	3.4	mA	Lowest gear speed
	Iccd Vcc	VCC		FCH = 8 MHz Vcc = 5.0 V in the main clock operation	_	17	31	mA	Highest gear speed
current				FcH = 8 MHz Vcc = 3.0 V in the main clock operation	_	6	11	mA	Lowest gear speed
	la				_	1.5	3.5	mA	When A/D conversion is operating
	Іан	AVcc	Fo	сн = 8 МНz	_	1	5	μА	When A/D conversion is not operating
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss		_	_	10	_	pF	


#### 4. AC Characteristics

### (1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Condition	Valu	ne	Unit	Remarks
Parameter	Syllibol	Condition	Min	Max	Ollit	Remarks
RST "L" pulse width	<b>t</b> zlzh		48 txcyl	_	ns	
RST "H" pulse width	<b>t</b> zhzL	<u> </u>	24 txcyL	_	ns	

Note: txcyL is the oscillation cycle input to the X0.




### (2) Power-on Reset

 $(Vss = 0.0 V, T_A = -20^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Condition	Value		Value		Value		Value		Value		Unit	Remarks
raiailletei	Syllibol	Condition	Min	Max	Oilit	ivelliai va								
Power supply rising time	<b>t</b> R		_	50	ms	Power-on reset function only								
Power supply cut-off time	<b>t</b> off	_	1	_	ms	Due to repeated operations								


Note: Make sure that power supply rises within the selected oscillation stabilization time selected. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




## (3) Clock Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Syllibol	Min Ty		Тур	Max	Oilit	Remarks	
Clock frequency	Fсн	X0, X1		1	_	8	MHz	Main clock
Clock frequency	FcL	X0A, X1A		_	32.768	_	kHz	Subclock
Clock cycle time	<b>t</b> HCYL	X0, X1		125	_	1000	ns	Main clock
Clock cycle time	<b>t</b> LCYL	X0A, X1A		_	30.5	_	μs	Subclock
Input clock pulse width	Pwh PwL	X0	_	20	_	_	ns	External clock
Imput clock pulse width	Pwlh Pwll	X0A		_	15.2	_	μs	External clock
Input clock rising/falling time	tcr1 tcr1	X0		1		24	ns	External clock
	tcr2 tcr2	X0A		_	_	200	ns	External clock





### (4) Instruction Cycle


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle	<b>t</b> inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/FcH) $t_{inst} = 0.5 \mu s$ when operating at FcH = 8 MHz
(minimum execution time)	Linst	2/FcL	μs	$t_{inst} = 61.036 \mu s$ when operating at $F_{CL} = 32.768 \text{ kHz}$

Notes: • When operating at the main clock,  $t_{inst}$  varies with the execution time (gear) setting, within the following range: Min =  $4/F_{CH}$ , Max =  $64/F_{CH}$ .

• When operating at the subclock, t<sub>inst</sub> = 2/F<sub>CL</sub>.

### (5) Recommended Resonator Manufacturers


• Sample Application of Piezoelectric Resonator (FAR Series)



FAR part number (built-in capacitor type)	Frequency (MHz)	Initial deviation of FAR frequency (T <sub>A</sub> = +25°C)	Temperature characteristics of FAR frequency (T <sub>A</sub> = -20°C to +60°C)	Loading capacitors*2
FAR-C4□A-03580-□01	3.58	±0.5%	±0.5%	Built-in
FAR-C4 G-10000- 05	10.00	±0.5%	±0.5%	Duilt-III

Inquiry: FUJITSU MEDIA DEVICES LIMITED

• Sample Application of Ceramic Resonator



Mask ROM products

Resonator manufacturer	Resonator	Frequency (MHz)	C1 (pF)	C2 (pF)	R
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	Not required
iviurata iviig. Co., Ltd.	CST8.00MTW	0.00	Built-in	Built-in	Not required

Inquiry: Murata Mfg. Co., Ltd


- Murata Electronics North America. Inc.: TEL 1-404-436-1300
- Murata Europe Management GmbH: TEL 49-911-66870
- Murata Electronics Singapore (Pte.) Ltd.: TEL 65-758-4233

### (6) Serial I/O Timing

(Vcc = +5.0 V $\pm$ 10%, AVss = Vss = 0.0 V, TA = -20°C to +85°C)

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol	riii iiaiiie	Condition	Min	Max	Oilie	Kemarks
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI → SCK ↑	tıvsн	SI, SCK		200	_	ns	
$SCK \uparrow \rightarrow valid SI hold time$	tshix	SCK, SI		200		ns	
Serial clock "H" pulse width	tshsl	SCK		1 tinst*	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	SUR	E (	1 tinst*	_	μs	
$SCK \downarrow \rightarrow SO$ time	tslov	SCK, SO	External shift clock mode	0	200	ns	
Valid SI → SCK ↑	tivsh	SI, SCK	o.com mode	200	_	ns	$2 \times t_{XCYL}$
$SCK \uparrow \rightarrow valid SI hold time$	<b>t</b> sнıx	SCK, SI		200	_	ns	2 × txcyL

\*: For information on tinst, see "(4) Instruction Cycle."




## (7) Peripheral Input Timing

 $(Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol Pin -		Value		Unit	Remarks
Parameter	Symbol	FIII	Min	Max	Unit	Keilidiks
Peripheral input "H" level pulse width	tıшн	INT20 to INTA INT0 to INT3	2 tinst*	_	μs	
Peripheral input "L" level pulse width	tıнı∟	INT20 to INTA INT0 to INT3	2 tinst*	_	μs	


<sup>\*:</sup> For information on t<sub>inst</sub>, see "(4) Instruction Cycle."



### (8) Electrical Characteristics of DTMF Generator

 $(AVss = Vss = 0.0 \text{ V}, T_A = -20^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Condition		Value		Unit	Remarks	
Parameter	Syllibol	Condition	Min	Тур	Max	Offic	Remarks	
Operating voltage range	_	_	2.5	5.0	6.0	V		
Output load requirements	Ro	Vcc = 2.5 V to 6.0 V	20	_	_	kΩ	Defined when the DTMF pin is connected to a pull-down re- sistor.	
DTMF output offset voltage (at signal output)	Vмоғ	Vcc = 5.0 V	_	0.4	_	V		
DTMF output amplitude (ROW single tone)	VMFOR	Vcc = 5.0 V	-16.3	-14.0	-12.5	dBm	When the DTMF pin is	
Difference between COLUMN and ROW levels	Rмғ	_	1.6	2.0	2.4	dB	open. Ro = 200 kΩ	
Distortion ratio	_	_	_	_	7	%		



#### 5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = +5.0 V\pm 10\%, AVss = Vss = 0.0 V, T_A = -20^{\circ}C to +85^{\circ}C)$ 

Parameter	Sym-	Pin	Condition	Value			Unit	Remarks	
Parameter	bol	name	Condition	Min	Тур	Max	Ullit	itelliai ks	
Resolution					_	_	8	bit	
Total error				_	_	±1.5	LSB		
Linearity error	_			_	_	±1.0	LSB		
Differential linearity error			AVR =	_	_	±0.9	LSB		
Zero transition voltage	Vот	_	_	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 1.5 LSB	mV	1 LSB = AVR/256	
Full-scale transition voltage	V <sub>FST</sub>			AVR – 1.5 LSB	AVR – 1.5 LSB	AVR + 1.5 LSB	mV		
Interchannel disparity				_	_	0.5	LSB		
A/D mode conversion time	_				_	44 t <sub>inst</sub> *	_	μs	
Sense mode conversion time			_	_	12 tinst*	_	μs		
Analog port input current	lain	AN0 to		_	_	_	10	μА	
Analog input voltage	_	AINI		0.0	_	AVR	V		
Reference voltage	_			0.0	_	AVcc	V		
Reference voltage	lR	AVR	AVR = AVcc = 5.0 V	_	100	300	μА	When starting A/D conversion	
supply current	<b>I</b> RH			_	_	1	μА	When starting A/D conversion	

<sup>\*:</sup> For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

### 6. A/D Converter Glossary

Resolution

Analog changes that are identifiable by the A/D converter

When the number of bits is 8, analog voltage can be divided into  $2^8 = 256$ .

Linearity error (unit: LSB)


The deviation of the straight line connecting the zero transition point ("0000 0000"  $\leftrightarrow$  "0000 0001") with the full-scale transition point ("1111 1111"  $\leftrightarrow$  "1111 1110") from actual conversion characteristics

• Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit: LSB)

The difference between theoretical and actual conversion values




### 7. Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89890 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k $\Omega$ ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. 0.1  $\mu$ F for the analog input pin.



Error

The smaller the | AVR – AVss |, the greater the error would become relatively.


Order of turning on A/D converter and analog input

Make sure to turn on the digital power supply (Vcc) before or at the same time with turning on the A/D converter power supply (AVcc, AVss) and application of AN00 to AN07.


To turn off the power, turn off the A/D converter power supply (AVcc, AVss) and stop the analog input (AN00 to AN07) before or at the same time with turning off the digital power supply (Vcc).

### **■ EXAMPLE CHARACTERISTICS**


### (1) "L" Level Output Voltage




### (2) "H" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



### (5) Power Supply Current (External Clock)



## (6) Pull-up Resistance




## ■ MASK OPTIONS


	Part number	MB89898/9	MB89P899	MB89PV890	
No.	Specifying procedure	Specify when		Specifying not	
	opeonying procedure	ordering masking	programmer	possible	
1	Pull-up resistors  • P00 to P07  • P10 to P17  • P30 to P37  • P40 to P44  • P60 to P67  • P70 to P77  • P80 to P87  • P90 to P97  • PA0 to PA7	Select by single pin  Poo to Poor Poor Poor Poor Poor Poor Poor Poo	Select by 2-pin pair  P00 to P07  P10 to P17  P30 to P37  P60 to P67  P90 to P97  PA0 to PA7  Select by single pin  P40 to P44  P70 to P77  P80 to P87  Set in the above combinations	Fixed to no pull-up resistor	
2	Power-on reset (POR)  • Power-on reset provided  • No power-on reset	Selectable	Selectable	Fixed to power-on reset optional	
3	Selection of the oscillation stabilization time (OSC) The oscillation stabilization time initial value can be set with WTM1 bit and WTM0 bit.	Selectable WTM1 WTM0 0 0: 2 <sup>3</sup> /FcH 0 1: 2 <sup>12</sup> /FcH 1 0: 2 <sup>16</sup> /FcH 1 1: 2 <sup>18</sup> /FcH	Selectable WTM1 WTM0 0 0: 2 <sup>3</sup> /FcH 0 1: 2 <sup>12</sup> /FcH 1 0: 2 <sup>16</sup> /FcH 1 1: 2 <sup>18</sup> /FcH	Fixed to oscillator stabilization 2 <sup>18</sup> / FcH	
4	Reset pin output (RST)  • Reset output provided  • No reset output	Selectable	Selectable	Fixed to reset output optional	
5	Selection of clock mode (CLK)  • Double clock mode  • Single clock mode	ock mode Selectable		Fixed to double clock mode	

## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB89898PF MB89899PF MB89P899PF	100-pin Plastic QFP (FPT-100P-M06)	
MB89PV890CF	100-pin Ceramic MQFP (MQP-100C-P01)	

### **■ PACKAGE DIMENSIONS**





## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0110 © FUJITSU LIMITED Printed in Japan