Memory FRAM смоз 1 M Bit (64 K×16)

MB85R1002

DESCRIPTIONS

The MB85R1002 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 65,536 words x 16 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

Unlike SRAM, MB85R1002 is able to retain data without back-up battery.


The memory cells used for the MB85R1002 has improved at least 10¹⁰ times of read/write access, significantly outperforming FLASH memory and E²PROM in endurance.

The MB85R1002 uses a pseudo - SRAM interface compatible with conventional asynchronous SRAM.

FEATURES


- Bit configuration : 65,536 words x 16 bits
- Read/write endurance : 10¹⁰ times
- Operating power supply voltage : 3.0 V to 3.6 V
- Operating temperature range : -20 °C to +85 °C
- LB and UB data byte control
- 48-pin, TSOP(1) plastic package

PACKAGE






■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin name	Function			
A0 to A15	Adderss In			
I/O1 to I/O16	Data Input/Output			
CE1	Chip Enable 1 in			
CE2	Chip Enable 2 in			
WE	Write Enable in			
ŌĒ	Output Enable in			
LB, UB	Data Byte Control in			
VCC	Power Supply			
GND	Ground			

MB85R1002



■ FUNCTION TRUTH TABLE

Mode	CE1	CE2	WE	OE	LB	UB	I/O1 to I/O8	I/O9 to I/O16	Supply Current	
	Н	Х	Х	Х	Х	Х				
Standby Pre-charge	Х	L	Х	Х	Х	Х	High-Z	High-Z	Standby	
Stanuby Fie-charge	Х	Х	Н	Н	Х	Х	r ligh-z	r ligh-z	(Іѕв)	
	Х	Х	Х	Х	Н	Н				
	ſ				L	L	Dout	Dout		
Read	_₹ L	H _√	н	L	L	Н	Dout	High-Z		
	_				Н	L	High-Z	Dout		
Read					L	L	Dout	Dout		
(Pseudo-SRAM,	L	Н	н	Ł	L	Н	Dout	High-Z		
OE control)					Н	L	High-Z	Dout		
	_				L	L	Din	Din	Operation (Icc)	
Write	_₹	H _√	L	Х	L	Н	Din	High-Z	()	
	_	_			Н	L	High-Z	Din		
Write					L	L	Din	Din		
(Pseudo-SRAM,	L	н	Ł	н	L	Н	Din	High-Z		
WE control)					Н	L	High-Z	Din		
Output Disable	L	Н	Н	Н	Х	Х	High-Z	High-Z		

Notes : L = V_{IL}, H = V_{IH}, X can be either V_{IL} or V_{IH}, High-Z = High Impedance

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ra	Unit	
i arameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.5	+4.0	V
Input Voltage	Vin	-0.5	Vcc + 0.5	V
Output Voltage	Vout	-0.5	Vcc + 0.5	V
Ambient Operating Temperature	TA	-20	+85	°C
Storage Temperature	Tstg	-40	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

			(Vcc = 3.0 V to	3.6 V, T _A = −20 °C	; to +85 °C)
Parameter	Symbol		Unit		
Farameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Input Voltage (high)	Vін	Vcc x 0.8	—	Vcc + 0.5	V
Input Voltage (low)	VIL	-0.5	—	+0.6	V
Ambient Operating Temperature	TA	- 20	—	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

. .

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

ELECTRICAL CHARACTERISTICS

1. DC CHARACTERISTICS

 $(V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, \text{ T}_{A} = -20 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Conditions	V	Unit		
Farameter	Symbol	Test conditions	Min	Тур	Max	Unit
Input Leakage Current	I LI	$V_{IN} = 0 V \text{ to } V_{CC}$	_	_	10	μΑ
Output Leakage Current	 LO	Vout = 0 V to Vcc, $\overline{CE}1 = V_{H}$ or $\overline{OE} = V_{H}$	_	_	10	μΑ
Supply Current	Icc	\overline{CE} 1 = 0.2 V, CE2 = Vcc-0.2 V, I _{out} = 0 mA ^{*1}			10	mA
		$\overline{CE}1 \ge V_{CC}-0.2 V$				
Standby Current	lsв	$CE2 \leq 0.2 V^{*2}$		10	100	
Standby Current	ISB	$\overline{\text{OE}} \ge \text{Vcc-0.2 V}, \ \overline{\text{WE}} \ge \text{Vcc-0.2 V}^{*2}$		10	100	μA
		$\overline{\text{LB}} \ge \text{Vcc-0.2 V}, \ \overline{\text{UB}} \ge \text{Vcc-0.2 V}^{*2}$				
Output Voltage (high)	Vон	Iон = -2.0 mA	Vcc x 0.8			V
Output Voltage (low)	Vol	lo∟ = 2.0 mA			0.4	V

*1 : Iout : Output current

*2 : All other inputs ($\overline{CE1}$, $\overline{CE2}$, \overline{OE} , \overline{WE} , \overline{LB} , \overline{UB}) should be at CMOS levels, i.e., $H \ge V_{CC} - 0.2$ V, $L \le 0.2$ V.

2. AC TEST CONDITIONS

Supply Voltage : 3.0 V to 3.6 V Operating Temperature : -20 °C to +85 °C Input Voltage Amplitude : 0.3 V to 2.7 V Input Rising Time : 10 ns Input Falling Time : 10 ns Input Evaluation Level : 2.0 V / 0.8 V Output Evaluation Level : 2.0 V / 0.8 V Output Impedance : 50 pF

(1) Read Operation

(Vcc = 3.0 V to 3.6 V, T_A = -20 °C to +85 °C)

Devementere	overhol	Va	lue	
Parametere	symbol	Min	Max	unit
Read Cycle time	trc	250		ns
CE1 Active Time	t _{CA1}	210	2,000	ns
CE2 Active Time	tCA2	210	2,000	ns
OE Active Time	t _{RP}	210	2,000	ns
LB, UB Active Time	tвр	210	2,000	ns
Pre-charge Time	t _{PC}	40		ns
Address Setup Time	tas	10	—	ns
Address Hold Time	tан	50	—	ns
OE Setup Time	tes	10		ns
LB, UB Setup Time	tßs	10		ns
CE1 Access Time	tce1		100	ns
CE2 Access Time	tce2		100	ns
OE Access Time	toe		100	ns
OE Output Floating Time	tонz		25	ns

(2) Write Operation

	()	Vcc = 3.0 V to 3	.6 V, T _A = -20	°C to +85 °C
Parameter	Symbol	Va	Notes	
Falameter	Symbol	Min	Max	Notes
Write Cycle Time	twc	250		ns
CE1 Active Time	t _{CA1}	210	2,000	ns
CE2 Active Time	t _{CA2}	210	2,000	ns
LB, UB Active Time	tвр	210	2,000	ns
Pre-Charge Time	t _{PC}	40		ns
Address Setup Time	tas	10		ns
Address Hold Time	tан	50		ns
LB, UB Setup Time	tßs	10		ns
Write Pulse Width	twp	210		ns
Data Setup Time	tos	10		ns
Data Hold Time	tон	50		ns
Write Setup Time	tws	0		ns

(3) Power ON/OFF Sequence

Parameter	Sym-			Units	
Farameter	bol	Min	Тур	Max	Units
CE1 LEVEL holding time in Power OFF	t _{pd}	85			ns
CE1 LEVEL holding time in Power ON	t pu	85	_		ns
Power interval *	t _{pi}	0.5			S

* : Condition for power detection circuit to function

3. Pin Capacitance

 $(f = 1 MHz, T_A = +25 °C)$

Parameter	Symbol	Test Condition		Value		Unit
Farameter	Symbol	lest condition	Min	Тур	Max	Onit
Input Capacitance	CIN	$V_{\text{IN}} = GND$		_	10	pF
Output Capacitance	Соит	Vout = GND			10	pF

4. Reliability


Data retention 10 years ($T_A = 0 \circ C$ to +55 $\circ C$)

Access endurance 10^{10} times (T_A = -20 °C to +85 °C)


MB85R1002

■ TIMING DIAGRAMS


1. Read Cycle Timing 1 (CE1, CE2 Control)




2. Read Cycle Timing (OE Control)




MB85R1002



4. Write Cycle Timing 1 (WE Control)



■ POWER ON/OFF SEQUENCE




NOTES ON USE

After IR reflow, the hold of data that was written before IR reflow is not guaranteed.

ORDERING INFOMATION

Part number	Package	Remarks
MB85R1002PFTN	48-pin plastic TSOP(1) (FPT-48P-M25)	

■ PACKAGE DIMENTION



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0501 © 2005 FUJITSU LIMITED Printed in Japan