

## Features


- ◆ **4 Watt Saturated Output Power Level**
- ◆ **MSAG™ Process**
- ◆ **Proven Manufacturability and Reliability**
  - No Airbridges
  - Polyimide Scratch Protection
  - No Hydrogen Poisoning Susceptibility

## Description

The MAAPGM0062-Die is a 3-stage power amplifier with on-chip bias networks. This product is fully matched to 50 ohms on both the input and output. It can be used as a power amplifier stage or as a driver stage in high power applications.

Fabricated using M/A-COM's repeatable, high performance and highly reliable GaAs Multifunction Self-Aligned Gate MESFET Process, each device is 100% RF tested on wafer to ensure performance compliance.

M/A-COM's MSAG™ process features robust silicon-like manufacturing processes, planar processing of ion implanted transistors, multiple implant capability enabling power, low-noise, switch and digital FETs on a single chip, and polyimide scratch protection for ease of use with automated manufacturing processes. The use of refractory metals and the absence of platinum in the gate metal formulation prevents hydrogen poisoning when employed in hermetic packaging.



## Primary Applications

- ◆ **Point-to-Point**
- ◆ **Radar**

**Electrical Characteristics:  $T_B = 40^\circ\text{C}^1$ ,  $Z_0 = 50\Omega$ ,  $V_{DD} = 10\text{V}$ ,  $I_{DQ} = 0.9\text{ A}$ ,  $P_{in} = 18\text{ dBm}$**

Parameter	Symbol	Typical	Units
Bandwidth	f	9.5-12.0	GHz
Output Power	$P_{OUT}$	36	dBm
Power Added Efficiency	PAE	33	%
1-dB Compression Point	$P_{1dB}$	35	dBm
Small Signal Gain	G	23	dB
Input VSWR	VSWR	1.6:1	
Output VSWR	VSWR	1.8:1	
Gate Supply Current	$I_{GG}$	< 20	mA
Drain Supply Current	$I_{DD}$	< 1.5	A

1.  $T_B = \text{MMIC Base Temperature}$

## Maximum Operating Conditions <sup>2</sup>

Parameter	Symbol	Absolute Maximum	Units
Input Power	P <sub>IN</sub>	24.0	dBm
Drain Supply Voltage	V <sub>DD</sub>	+12.0	V
Gate Supply Voltage	V <sub>GG</sub>	-3.5	V
Quiescent Drain Current (No RF, 40% Idss)	I <sub>DQ</sub>	1.62	A
Quiescent DC Power Dissipation (No RF)	P <sub>DISS</sub>	8.5	W
Junction Temperature	T <sub>J</sub>	180	°C
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Die Attach Temperature		310	°C

2. Operation outside of these ranges may reduce product reliability. Operation at other than the typical values may result in performance outside the guaranteed limits.

## Recommended Operating Conditions

Characteristic	Symbol	Min	Typ	Max	Unit
Drain Supply Voltage	V <sub>DD</sub>	8.0	10.0	11.0	V
Gate Supply Voltage	V <sub>GG</sub>	-2.4	-2.0	-1.5	V
Input Power	P <sub>IN</sub>		18.0	21.0	dBm
Junction Temperature	T <sub>J</sub>			150	°C
Thermal Resistance	Θ <sub>JC</sub>		9.4		°C/W
MMIC Base Temperature	T <sub>B</sub>			Note 3	°C

3. Maximum MMIC Base Temperature = 150°C — Θ<sub>JC</sub> \* V<sub>DD</sub> \* I<sub>DQ</sub>

## Operating Instructions

This device is static sensitive. Please handle with care. To operate the device, follow these steps.

1. Apply V<sub>GG</sub> = -2 V, V<sub>DD</sub> = 0 V.
2. Ramp V<sub>DD</sub> to desired voltage, typically 10 V.
3. Adjust V<sub>GG</sub> to set I<sub>DQ</sub>.
4. Set RF input.
5. Power down sequence in reverse. Turn V<sub>GG</sub> off last.



**9.5-12.0 GHz, 4W Power Amplifier**

**MAAPGM0062 –DIE**  
RO-P-DS-3095 --  
Preliminary Datasheet




Figure 1. Small Signal Gain and VSWR vs. Frequency at  $V_{DD} = 10V$ .




Figure 2. Output Power vs. Input Power at  $V_{DD} = 10V$ .




Figure 3. Drain Current vs. Input Power at  $V_{DD} = 10V$ .




Figure 4. PAE vs. Input Power at  $V_{DD} = 10V$ .




Figure 5. Output Power and Power Added Efficiency vs. Frequency at  $V_{DD} = 10V$  and  $P_{in} = 18$  dBm.




Figure 6. Compression Curves, Gain vs. Output Power at  $V_{DD} = 10V$ .

**Mechanical Information**

Chip Size: 4.428 x 4.302 x 0.075 mm (174 x 169 x 3 mils)





Figure 7.

**Bond Pad Dimensions**

Pad	Size (µm)	Size (mils)
RF In and Out	200 x 150	8 x 6
DC Drain Supply Voltage VDD	150 x 500	6 x 20
DC Gate Supply Voltage VGG	150 x 100	6 x 4



**Figure 8. Recommended bonding diagram for pedestal mount.**

**Assembly Instructions:**

**Die attach:** Use AuSn (80/20) 1-2 mil. preform solder. Limit time @ 300 °C to less than 5 minutes.

**Wirebonding:** Bond @ 160 °C using standard ball or thermal compression wedge bond techniques. For DC pad connections, use either ball or wedge bonds. For best RF performance, use wedge bonds of shortest length, although ball bonds are also acceptable.

**Biasing Note:** Must apply negative bias to  $V_{GG}$  before applying positive bias to  $V_{DD}$  to prevent damage to amplifier.