


## **M65KA512AB**

## 512Mbit (4 Banks x 8M x 16), 133 MHz Clock Rate, Bare Die, 1.8 V Supply, Low Power SDRAM

#### **Features**

- 512 Mbit Synchronous Dynamic Ram
  - Organized as 4 Banks of 8 Mwords, each 16 bits wide
- Supply voltage
  - V<sub>DD</sub> = 1.7 to 1.9 V (1.8 V typical in accordance with JEDEC standard)
  - V<sub>DDQ</sub> = 1.7 to 1.9 V for Input/Output
- Synchronous Burst Read and Write
  - Fixed Burst Lengths: 1, 2, 4, 8 words or Full Page
  - Burst Types: Sequential and Interleaved.
  - Clock Frequency: 133 MHz (7.5 ns speed class)
  - Clock Valid to Output Delay (CAS Latency): 3 at 133 MHz
  - Burst Control by Burst Terminate and Precharge Command
- Automatic and controlled Precharge
- Byte control by LDQM and UDQM
- Low-power features:
  - Partial Array Self Refresh (PASR),
  - Automatic Temperature Compensated Self Refresh (TCSR)
  - Driver Strength (DS)
  - Deep Power-Down Mode
- Auto Refresh and Self Refresh
- LVCMOS Interface compatible with multiplexed addressing
- Operating temperature range
  - 30to 85 °C



M65KA512AB is only available as part of a multiple memory product

Contents M65KA512AB

## **Contents**

2/55

1	Desc	cription	. 6
2	Sign	al descriptions	. 9
	2.1	Address Inputs (A0-A12)	. 9
	2.2	Bank Select Address Inputs (BA0-BA1)	. 9
	2.3	Data Inputs/Outputs (DQ0-DQ15)	. 9
	2.4	Chip Enable (E)	. 9
	2.5	Column Address Strobe (CAS)	. 9
	2.6	Row Address Strobe (RAS)	. 9
	2.7	Write Enable ( $\overline{\mathrm{W}}$ )	10
	2.8	Clock Input (K)	10
	2.9	Clock Enable (KE)	10
	2.10	Lower/Upper Data Input/Output Mask (LDQM, UDQM)	10
	2.11	V <sub>DD</sub> Supply voltage	10
	2.12	V <sub>DDQ</sub> Supply voltage	10
	2.13	V <sub>SS</sub> Ground	10
	2.14	V <sub>SSQ</sub> Ground	11
3	Oper	ations	12
	3.1	Power-Up	12
	3.2	Burst Read	12
	3.3	Burst Write	13
	3.4	Self Refresh	13
	3.5	Auto Refresh	13
	3.6	Power-Down	13
	3.7	Deep Power-Down	14
4	Com	mands	16
	4.1	Mode Register Set command	16
	4.2	Extended Mode Register Set command	16
	4.3	Bank (Row) Activate command	16
	4.4	Write command	17

**577** 

	4.5	Read o	command
	4.6	Precha	rge command
	4.7	Auto P	recharge command17
	4.8	Burst T	erminate command
	4.9	Data M	lask command
	4.10	Clock S	Suspend command17
	4.11	Auto R	efresh command
	4.12	Self Re	efresh command
	4.13	Power-	Down command
	4.14	Deep F	Power-Down command
5	Regi	ster des	scriptions 20
	5.1	Mode F	Register description
	5.2	Burst L	ength bits (MR0 to MR2)
	5.3	Burst T	ype bit (MR3)
	5.4	CAS L	atency bits (MR4 to MR6)
	5.5	Extend	led Mode Register description
		5.5.1	Partial Array Self Refresh bits (EMR0-EMR2)
		5.5.2	Driver Strength bit (EMR5-EMR6)
		5.5.3	Automatic Temperature Compensated Self Refresh bits (EMR3-EMR4) . 22
6	Maxi	mum ra	ting
7	DC a	nd ac p	arameters
8	Part :	number	ring 53
9	Revis	sion his	story54

List of tables M65KA512AB

## List of tables

Table 1.	Signal names	7
Table 2.	Operating mode	
Table 3.	Commands	19
Table 4.	Mode Register Definition	20
Table 5.	Extended mode Register definition	23
Table 6.	Absolute maximum ratings	24
Table 7.	Operating and ac measurement conditions	25
Table 8.	Capacitance	26
Table 9.	DC characteristics 1	26
Table 10.	DC characteristics 2	27
Table 11.	Self-Refresh current values in Normal Operating Mode	27
Table 12.	AC characteristics 1	28
Table 13.	AC characteristics 2	29
Table 14	Ordering information scheme	53

M65KA512AB List of figures

# **List of figures**

Figure 1.	Logic diagram	7
Figure 2.	Functional block diagram	
Figure 3.	AC measurement I/O waveform	
Figure 4.	AC measurement load circuit	26
Figure 5.	Chip Enable Signal during Read, Write and Precharge ac waveforms	30
Figure 6.	Read with Precharge ac waveforms	31
Figure 7.	Read with Auto Precharge ac waveforms	32
Figure 8.	Clock Suspend during Burst Read ac waveforms	33
Figure 9.	Random Column Read ac waveforms	34
Figure 10.	Random Row Read ac waveforms	35
Figure 11.	Column Interleaved Read ac waveforms	36
Figure 12.	Burst Column Read followed by Auto Precharge ac waveforms	37
Figure 13.	Write ac waveforms	38
Figure 14.	Byte Write ac waveforms	39
Figure 15.	Mode Register Set ac waveforms	40
Figure 16.	Clock Suspend during Burst Write ac waveforms	
Figure 17.	Random Column Write ac waveforms	42
Figure 18.	Random Row Write ac waveforms	43
Figure 19.	Column Interleaved Write ac waveforms	
Figure 20.	Burst Column Write followed by Auto Precharge ac waveforms	45
Figure 21.	Precharge termination ac waveforms	46
Figure 22.	Power-On sequence ac waveforms	
Figure 23.	Power-Down mode and Clock Masking ac waveforms	48
Figure 24.	Auto refresh ac waveforms	
Figure 25.	Self refresh ac waveforms	
Figure 26.	Deep Power-Down Entry ac waveforms	51
Figure 27.	Deep Power-Down Exit ac waveforms	52

57

Description M65KA512AB

## 1 Description

The M65KA512AB is a 512 Mbit Low Power Synchronous DRAM (SDRAM). The memory array is organized as 4 Banks of 8,388,608 words of 16 bits each.

The LPSDRAM achieves low power consumption and high-speed data transfer using the pipeline architecture.

The device architecture is illustrated in *Figure 2: Functional block diagram*. It uses Burst mode to read and write data. It is capable of one, two, four, eight-word and full-page, sequential and interleaved Burst.

To minimize current consumption during self-refresh operations, the M65KA512AB includes three mechanisms configured via the Extended Mode Register:

- Automatic Temperature Compensated Self Refresh (ATCSR) used to adapt the refresh time according to the operating temperature (see *Table 5: Extended mode Register definition*)
- Partial Array Self Refresh (PASR) performs a limited refresh of part of the PSRAM memory array. This area can be configured to half bank, a quarter of bank, one bank, two banks or all banks. This mechanism allows to reduce the device Standby current by refreshing only the part of the memory array that contains essential data.
- The Deep Power-Down (DPD) mode completely halts the refresh operation and achieves minimum current consumption by cutting off the supply voltage from the whole memory array.

The device is programmable through two registers, the Mode Register and the Extended Mode Register:

- The Mode Register is used to select the CAS Latency, the Burst Type (sequential, interleaved) and the Burst Length (1-, 2-, 4-, 8-word width or full page) through programming the A6 to A4 bits, the A3 bit and the A2 to A0 bits, respectively (see Table 4).
- The Extended Mode Register is used to program the low-power features (PASR, ATCSR) and Driver Strength) to reduce the current consumption during the Self Refresh operations. For more details, refer to Table 5: Extended mode Register definition, and to Section 4.2: Extended Mode Register Set command.

M65KA512AB Description

Figure 1. Logic diagram





Table 1. Signal names

Name	Description	Direction
A0-A12	Address Inputs	Inputs
BA0-BA1	Bank Select Inputs	Inputs
DQ0-DQ15	Data Inputs/Outputs	Input/Outputs
K	Clock Input	Input
KE	Clock Enable Input	Input
Ē	Chip Enable Input	Input
W	Write Enable Input	Input
RAS	Row Address Strobe Input	Input
CAS	Column Address Strobe Input	Input
UDQM	Upper Data Input/Output Mask	Input
LDQM	Lower Data Input/Output Mask	Input
$V_{DD}$	Supply voltage	Supply
$V_{DDQ}$	Input/Output Supply voltage	Supply
V <sub>SS</sub>	Ground	-
V <sub>SSQ</sub>	Input/Output Ground	-

7/55

Description M65KA512AB

Figure 2. Functional block diagram



M65KA512AB Signal descriptions

## 2 Signal descriptions

See Figure 1: Logic diagram, and Table 1: Signal names, for a brief overview of the signals connected to this device.

## 2.1 Address Inputs (A0-A12)

The A0-A12 Address Inputs are used to select the row or column to be made active. If a row is selected, all thirteen A0-A12 Address Inputs are used. If a column is selected, only the ten least significant Address Inputs, A0-A9, are used. In this latter case, A10 determines whether Auto Precharge is used. If A10 is High (set to '1') during Read or Write, the Read or Write operation includes an Auto Precharge cycle. If A10 is Low (set to '0') during Read or Write, the Read or Write cycle does not include an Auto Precharge cycle.

## 2.2 Bank Select Address Inputs (BA0-BA1)

The BA0 and BA1 Banks Select Address Inputs are used to select the bank to be made active.

The device must be enabled, the Row Address Strobe,  $\overline{RAS}$ , must be Low,  $V_{IL}$ , the Column Address Strobe,  $\overline{CAS}$ , and  $\overline{W}$  must be High,  $V_{IH}$ , when selecting the addresses. The address inputs are latched on the rising edge of the clock signal, K.

## 2.3 Data Inputs/Outputs (DQ0-DQ15)

The Data Inputs/Outputs output the data stored at the selected address during a Read operation, or are used to input the data during a write operation.

## 2.4 Chip Enable ( $\overline{E}$ )

The Chip Enable input  $\overline{E}$  activates the memory state machine, address buffers and decoders when driven Low,  $V_{IL}$ . When High,  $V_{IH}$ , the device is not selected.

## 2.5 Column Address Strobe (CAS)

The Column Address Strobe,  $\overline{CAS}$ , is used in conjunction with Address Inputs A0-A9 and BA1-BA0, to select the starting column location prior to a Read or Write.

## 2.6 Row Address Strobe (RAS)

The Row Address Strobe,  $\overline{RAS}$ , is used in conjunction with Address Inputs A0-A12 and BA1-BA0, to select the starting address location prior to a Read or Write.

9/55

Signal descriptions M65KA512AB

## 2.7 Write Enable $(\overline{W})$

The Write Enable input,  $\overline{W}$ , controls writing.

## 2.8 Clock Input (K)

The Clock signal, K, is used to clock the Read and Write cycles. During normal operation, the Clock Enable pin, KE, is High,  $V_{IH}$ . The clock signal K can be suspended to switch the device to the Self-Refresh, Power-Down or Deep Power-Down mode by driving KE Low,  $V_{II}$ .

## 2.9 Clock Enable (KE)

The Clock Enable, KE, pin is used to control the synchronizing of the signals with Clock signal K. If KE is High,  $V_{IH}$ , the next Clock rising edge is valid. When KE is Low,  $V_{IL}$ , the signals are no longer clocked and data Read and Write cycles are extended. KE is also involved in switching the device to the Self-Refresh, Power-Down and Deep Power-Down modes.

## 2.10 Lower/Upper Data Input/Output Mask (LDQM, UDQM)

Lower Data Input/Output Mask and Upper Data Input/Output Mask pins are input signals used to mask the Read or Write data. The DQM latency is two clock cycles for read operations and there is no latency for write operations.

## 2.11 V<sub>DD</sub> Supply voltage

V<sub>DD</sub> provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read and Write).

## 2.12 V<sub>DDQ</sub> Supply voltage

 $V_{DDQ}$  provides the power supply to the I/O pins and enables all Outputs to be powered independently of  $V_{DD}$ .  $V_{DDQ}$  can be tied to  $V_{DD}$  or can use a separate supply.

It is recommended to power-up and power-down  $V_{DD}$  and  $V_{DDQ}$  together to avoid certain conditions that would result in data corruption.

## 2.13 V<sub>SS</sub> Ground

Ground,  $V_{SS}$ , is the reference for the core power supply. It must be connected to the system ground.

M65KA512AB Signal descriptions

## 2.14 V<sub>SSQ</sub> Ground

 $V_{SSQ}$  ground is the reference for the input/output circuitry driven by  $V_{DDQ}$ .  $V_{SSQ}$  must be connected to  $V_{SS}$ .

Note:

Each device in a system should have  $V_{DD}$  and  $V_{DDQ}$  decoupled with a 0.1 $\mu$ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package).

11/55

Operations M65KA512AB

## 3 Operations

There are 7 operating modes that control the memory. Each of these is described in this section, see *Table 2: Operating mode*, for a summary.

## 3.1 Power-Up

The Low-Power SDRAM has to be powered up and initialized in a well determined manner. Power must be applied to  $V_{DD}$  and  $V_{DDQ}$  simultaneously and, at the same time, the clock signal must be started. After Power-Up, a minimum initial pause of 200 $\mu$ s is required. From power-up until the Precharge command is issued, the KE and DQM signals must be held High. The Precharge command must then be issued to all banks, and 2 or more Auto Refresh cycles must be executed after the precharge is completed and the minimum  $t_{RP}$  is satisfied. Once these cycles are completed, a Mode Register Set command must be issued to program the specific operation mode ( $\overline{CAS}$  Latency, Burst Length, etc.). After issuing the Mode Register Set command, the device will not accept any other command for  $t_{RSC}$ . After issuing the Extended Mode Register Set command the device will not accept any other command for  $t_{RSC}$ .

The device is now ready for normal operation.

Refer to Figure 22 for a detailed description of the Power-Up ac waveforms.

#### 3.2 Burst Read

The Read command is used to switch the device to Burst Read mode (see Section 4.5: Read command for details). In Burst Read mode the data is output in bursts synchronized with the clock. Burst Read opertions are initiated by driving  $\overline{E}$  and  $\overline{CAS}$  Low,  $V_{IL}$ ,  $\overline{W}$  and  $\overline{RAS}$  High, and  $V_{IH}$ , at the positive edge of the clock signal, K.

Burst Read can be accompanied by an Auto Precharge cycle depending on the state of the A10 Address Input. If A10 is High (set to '1') when the Burst Read command is issued, the Burst Read operation is followed by an Auto Precharge cycle. If A10 is Low (set to '0'), the row will remain active for subsequent accesses.

BA1 and BA0 are used to select the bank, and the A0-A9 address inputs are used to select the starting column location. The Burst Length, Burst Type, and CAS Latency depend on the values programmed by issuing a Mode Register Set command (see Section 5.1: Mode Register description).

After a Burst Read operation is completed, data outputs become High-Z.

Refer to Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11 and Figure 12 for a detailed description of Burst Read ac waveforms.

M65KA512AB Operations

#### 3.3 Burst Write

The Write command is used to switch the device to Burst Write mode (see Section 4.4: Write command for details). In Burst Write mode the data is input in bursts synchronized with the clock. Burst Write operations are initiated by driving  $\overline{E}$ ,  $\overline{CAS}$  and  $\overline{W}$  Low,  $V_{IL}$ , and  $\overline{RAS}$  High, and  $V_{IH}$ , at the positive edge of the clock signal, K.

Burst Write can be accompanied by an Auto Precharge cycle depending on the state of the A10 Address Input. If A10 is High (set to '1') when the Write command is issued, the Write operation is followed by an Auto Precharge cycle. If A10 is Low (set to '0'), Auto Precharge is not selected and the row will remain active for subsequent accesses.

BA1 and BA0 are used to select the bank, and the A0-A9 address inputs are used to select the starting column location.

Refer to Figure 13, Figure 14, Figure 16, Figure 17, Figure 18, Figure 19 and Figure 20 for a detailed description of Burst Write ac waveforms.

#### 3.4 Self Refresh

In Self Refresh mode, the data contained in the Low-Power SDRAM memory array is retained and refreshed. The Low-Power SDRAM refresh cycles are asynchronous.

All banks must be precharged prior to executing a Self-Refresh operation. The Self-Refresh mode is entered by driving KE Low (set to '0'), with  $\overline{E}$ ,  $\overline{RAS}$ , and  $\overline{CAS}$  Low, and  $\overline{W}$  High (set to '1'). When in this mode, the device is not clocked any more.

The Self Refresh mode is exited by driving KE from Low to High, with  $\overline{E}$  High,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$  Don't Care, or with  $\overline{E}$  Low and  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$  High.

The Self Refresh operation is performed according to the settings of Extended Mode Register bits EMR0 to EMR2. They configure the amount of the memory to be refreshed (Partial Array Self Refresh).

#### 3.5 Auto Refresh

The Auto Refresh mode is used to refresh the Low-Power SDRAM in normal operation mode whenever needed.

All banks must be precharged prior to executing an Auto Refresh operation.

During the Auto Refresh, the address bits are "Don't Care", because the specific address bits are generated by the internal refresh address counter.

#### 3.6 Power-Down

In Power-Down mode, the current is reduced to the standby current ( $I_{DD3P}$ ).

All banks must be precharged before entering Power-Down mode. For the memory to enter the Power-Down mode, KE must be held Low (set to '0'), after the Precharge Time  $t_{RP}$  with  $\overline{E}$  High (set to '1'),  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$  Don't Care, or with  $\overline{E}$  Low,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$  High.

Operations M65KA512AB

## 3.7 Deep Power-Down

The purpose of this mode is to achieve maximum power reduction by cutting the power supply to the whole memory array. Data is no longer retained when the device enters Deep Power-Down Mode.

All banks must be precharged before entering Deep Power-Down mode. The M65KA512ABM65KA512AB enters Deep Power Down Mode by holding  $\overline{E}$  and  $\overline{W}$  Low with  $\overline{RAS}$  and  $\overline{CAS}$  High at the rising edge of the clock, K, while driving KE Low (see *Figure 26: Deep Power-Down Entry ac waveforms*).

The M65KA512AB exits Deep Power-Down mode by asserting KE High. A special sequence is then required before the device can take any new command into account:

- 1. Maintain No Operation status conditions for a minimum of 200µs,
- 2. Issue a Precharge command to all banks of the device (see *Section 4.6: Precharge command* for details),
- 3. Issue a Mode Register Set command to initialize the Mode Register bits,
- 4. Issue an Extended Mode Register Set command to initialize the Extended Mode Register bits,
- 5. Issue 2 or more Auto Refresh commands.

The Deep Power-Down mode exit sequence is illustrated in *Figure 27: Deep Power-Down Exit ac waveforms*.

Note: The 2 Auto Refresh commands can be issued either after or before the configuration of the Mode and Extended Mode Registers.

M65KA512AB Operations

Table 2. Operating mode<sup>(1)</sup>

Operating mode	KE <sub>n-1</sub>	KE <sub>n</sub>	Ē	RAS	CAS	w	A10	A11, A12	A0-A9	BA0- BA1	UDQM/L DQM
Burst Read	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Valid	Start Column Address	Bank Select	Valid
Burst Write	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Valid	Start Column Address	Bank Select	х
Self Refresh	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>		Х		Х	Х
Auto Refresh	V <sub>IH</sub>	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>		Х		Х	Х
Power-Down with Precharge	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х		Х	Х	
Deep Power- Down	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х		Х	Х	
Device Deselect	V <sub>IH</sub>	Х	$V_{IH}$	Х	Х	Х	Х	Х	Х	Х	Х
No operation	V <sub>IH</sub>	Х	$V_{IL}$	$V_{IH}$	V <sub>IH</sub>	V <sub>IH</sub>		X		Х	

<sup>1.</sup>  $X = Don't Care V_{IL} or V_{IH}$ .

Commands M65KA512AB

#### 4 Commands

There are 14 basic commands that control the memory. They can be combined to obtain 21 higher level commands shown in *Table 3: Commands*.

## 4.1 Mode Register Set command

The Mode Register Set command is issued by applying  $V_{IL}$  to  $\overline{E}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$  and by setting BA0 and BA1 to '0'.

The Mode Register Set command is used to configure the specific mode of operation of the device by programming the Mode Register:

- Burst Length (1, 2, 4, 8, Full Page),
- CAS Latency (2, or 3),
- Burst Type (sequential or interleaved).

The Mode Register Set command must be executed after the Power-Up sequence prior to issuing a Bank(Row) Activate command (see *Figure 15: Mode Register Set ac waveforms*).

### 4.2 Extended Mode Register Set command

The Extended Mode Register Set command is issued by applying  $V_{IL}$  to  $\overline{E}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{W}$ , and then by setting BA0 to '0', and BA1 to '1'.

The Extended Mode Register Set command is used to configure the self refresh operation of the device and the driver strength by programming the Extended Mode Register bits:

- Partial arrays to be refreshed (all banks, two banks, one bank),
- Driver strength (full, 1/2 strength, 1/4 strength, 1/8 strength).

The Extended Mode Register bit controlling the Automatic TSCR (A9) should always be cleared to '0' (A9 = '1' is reserved).

The Extended Mode Register Set command must be executed after the Power-Up sequence prior to issuing a Bank(Row) Activate command.

## 4.3 Bank (Row) Activate command

The Bank (Row) Activate command is used to activate a row in a specific bank of the device. This command is initiated by driving  $\overline{E}$  and  $\overline{RAS}$  Low, and  $\overline{CAS}$  and  $\overline{W}$  High,  $V_{IH}$ , at the positive edge of the clock signal, K. The value on BA1 and BA0 selects the bank, and the value on A0-A12 selects the row. The selected row remains active for column access until a Precharge command is issued to that bank.

A minimum time of  $t_{RCD}$  is required after issuing the Bank (Row) Active command prior to initiating Read and Write operations from and to the activated bank.

M65KA512AB Commands

#### 4.4 Write command

The Write command is used to switch the Low-Power SDRAM to Burst Write mode (see Section 3.3: Burst Write mode).

#### 4.5 Read command

The Read command is used to switch the Low-Power SDRAM to Burst Read mode (see Section 3.2: Burst Read).

### 4.6 Precharge command

The Precharge command is used to close the open row in a particular bank or the open row in all banks. When the precharge command is issued with address A10 driven High, all banks will be precharged. If A10 is driven Low, the open row in a particular bank will be precharged. The bank(s) will be available when the minimum  $t_{RP}$  time has elapsed after the precharge command has been issued.

## 4.7 Auto Precharge command

The Auto Precharge command is used to close the open row in a specific bank after a Read or Write operation. A10 is High, V<sub>IH</sub>, when a Read (or Write) command is issued.

#### 4.8 Burst Terminate command

The Burst Terminate command is used to terminate a Burst operation. A Burst operation can be interrupted by using the Precharge command (see Section 4.6: Precharge command for details), or by issuing the Burst Terminate command. Issuing the Burst Terminate command during a Burst Read or Write cycle will terminate the burst while leaving the bank open.

#### 4.9 Data Mask command

The Data Mask command is used to mask Read or Write data. A Data Mask command issued during a Read operation will disable the data outputs, switching them to the high impedance state after a delay of two clock cycles. A Data Mask command issued during a Write operation will disable the data inputs with no delay.

## 4.10 Clock Suspend command

The Clock Suspend command is used to interrupt the internal clock of the LPSDRAM. The command is controlled by the Clock Enable input, KE, which is kept High,  $V_{IH}$ , in normal access mode. The Clock Suspend command is issued by driving KE Low,  $V_{IL}$ , thus freezing the internal clock, and extending data Read and Write operations.

17/55

Commands M65KA512AB

#### 4.11 Auto Refresh command

The Auto Refresh command is used to put the device in Auto refresh mode (see Section 3.5: Auto Refresh and Figure 24: Auto refresh ac waveforms).

#### 4.12 Self Refresh command

The purpose of the Self Refresh command is used to put the device in Self Refresh mode to retain and refresh the data contained in the Low-Power SDRAM memory array. In Self Refresh mode, the Low-Power SDRAM runs Refresh cycles asynchronously.

The Self Refresh cycle is performed according to the Extended Mode Register bits EMR0 to EMR2 that configure the part of the memory array being refreshed (Partial Array Self Refresh).

For more information on how the command is issued, refer to *Figure 25: Self refresh ac waveforms*.

#### 4.13 Power-Down command

The Power-Down command is used to put the device in Power-Down mode where the operating current is reduced to the Standby current.

All banks must be precharged and a minimum time of  $t_{RP}$  must elapse before issuing the Power-Down command.

## 4.14 Deep Power-Down command

The Deep Power-Down command is used to switch the Low-Power SDRAM to Deep Power-Down Mode. This mode provides maximum power reduction as it cuts the power of the entire memory array of the device. For more information on how the command is issued and its exit sequence, see Section 3.7: Deep Power-Down, Figure 26: Deep Power-Down Entry ac waveforms, and Figure 27: Deep Power-Down Exit ac waveforms.

M65KA512AB Commands

Table 3. Commands<sup>(1)</sup>

Command	KE <sub>n-1</sub>	KE	Ē	RAS	CAS	w	UDQM/ LDQM	DQ0- DQ15	Addr.	A10	BA0- BA1
Mode Register Set	$V_{IH}$	Χ	$V_{IL}$	$V_{IL}$	$V_{IL}$	$V_{IL}$	X	Χ	X		(3)
Extended Mode Register Set	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Х	Х	Х		(4)
Bank (Row) Activate	V <sub>IH</sub>	Χ	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	Х	Х	Row ac	ldress	V
Read	V <sub>IH</sub>	Χ	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	Χ	Column	$V_{IL}$	V
Read with Auto Precharge	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	Х	Column	V <sub>IH</sub>	>
Write	$V_{IH}$	Χ	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IL}$	Χ	Column	$V_{IL}$	V
Write with Auto Precharge	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Х	Column	V <sub>IH</sub>	٧
Precharge all BANKS	V <sub>IH</sub>	Χ	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	Х	Х	Х	$V_{IH}$	Х
Precharge selected Bank	V <sub>IH</sub>	Х	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	V <sub>IL</sub>	V
Burst Terminate	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	Х	Х	Х		Х
Clock Suspend Entry	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	Х	Х	Х	Х		Х
Clock Suspend Exit	$V_{IL}$	$V_{IH}$	Х	Х	Х	Х	Х	Х	X		Х
Data Mask / Output Enable	V <sub>IH</sub>	X	Х	Х	Х	Х	$V_{IL}$	Х	Х		Х
Data Mask / Output Disable	V <sub>IH</sub>	Х	Х	Х	Х	Х	V <sub>IH</sub>	High-Z	Х		Х
Auto-Refresh	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Х		Х
Self-Refresh Entry	V <sub>IH</sub>	$V_{IL}$	$V_{IL}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Х	Х	X		Х
Self-Refresh Exit <sup>(5)</sup>	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	Χ	Х	Χ	Х	Х	X		Х
Och Renesh Exit	۷IL	V IH	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_{IH}$	Х	Λ	^	•	^
Power-down Entry	V <sub>IH</sub>	$V_{IL}$	$V_{IH}$	Х	Х	Χ	Х	Х	X		X
Tower down Zinay	* IH	* IL	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_{IH}$	Х		^		
Power-down Exit	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	Х	Х	Χ	X	Х	X		Х
Total down Exit	* IL	* IH	$V_{IL}$	$V_{IH}$	$V_{IH}$	V <sub>IH</sub>	X	^		•	
Deep Power-down Entry	V <sub>IH</sub>	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х		Х
Deep Power-down Exit	$V_{IL}$	$V_{IH}$	Х	Χ	Χ	Χ	X	Χ	X		Х

<sup>1.</sup>  $X = Don't Care (V_{IL} or V_{IH}), V = Valid Data.$ 

<sup>2.</sup> Addresses AO to A12 except A10.

<sup>3.</sup> BA1 and BA0 must both be set to '0' to issue the Mode Register Set Command.

<sup>4.</sup> BA1 and BA0 must be set to '1' and '0', respectively, to issue the Extended Mode Register Set Command.

<sup>5.</sup> The Self-Refresh mode is exited by asynchronously driving KE from Low to High

## 5 Register descriptions

### 5.1 Mode Register description

The Mode Register is used to select the  $\overline{\text{CAS}}$  Latency (2 or 3), the Burst Type (sequential, interleaved), the Burst Length (1-, 2-, 4-, 8-word width or full page).

It is loaded by issuing a Mode Register Set command that programs A0 to A12 address bits. The values placed on the address lines are then latched into the Mode Register. BA0-BA1 must be set to '0'.

See Table 4: Mode Register Definition, for more details.

## 5.2 Burst Length bits (MR0 to MR2)

Bits 0 to 2 (MR0 to MR2) of the Mode Register are used to configure the Burst Length. The burst Length is the number of words that are output or input during a read or a write operation, respectively. It can be set to 1, 2, 4, 8 words or full page.

## 5.3 Burst Type bit (MR3)

Bit 3 (MR3) of the Mode Register is used to set the Burst Type. The Burst Type defines the order in which the address locations are accessed during a burst operation. It can be either sequential or interleaved.

The type of application microprocessor must be taken into account when selecting the Burst Type: some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing.

Both Burst Types support burst length of 1, 2, 4 or 8 words. Full page burst is also available when the sequential burst type is selected.

## 5.4 CAS Latency bits (MR4 to MR6)

The CAS latency is the most critical of the Mode Register parameters. It defines the number of clocks cycles between the detection of a Read command to the first data output valid. It can be set to two or three clock cycles.

The value of this parameter is determined by the frequency of the clock and the speed grade of the device.

Table 4. Mode Register Definition

Address Bits	Mode Register bit	Register description	Value	Description
A12-A7	-	-	0000000	
			010	2 clock cycles
A6-A4	MR6-MR4	CAS Latency bits	011	3 clock cycles <sup>(1)</sup>
			Other configurations reserved	

Table 4. Mode Register Definition

Address Bits	Mode Register bit	Register description	Value	Description
A3	MR3	Burst type	0	Sequential
AS	IVING	Burst type	1	Interleaved
			000	1 word (A3 is Don't Care)
	MR2-MR0	Burst Length bit	001	2 words (A3 is Don't Care)
			010	4 words (A3 is Don't Care)
A2-A0			011	8 words (A3 is Don't Care)
			111	Full Page if A3 = 0 Reserved if A3 = 1
			Other configuration	ons reserved
BA1-BA0	-	-	00	

<sup>1.</sup> At 133MHz, the  $\overline{\text{CAS}}$  Latency must be set to 3.

## 5.5 Extended Mode Register description

The Extended Mode Register is used to configure the low-power self-refresh operation of the device (PASR, DS). It is used to select the area of the memory array refreshed during Partial Array Self Refresh operations, and the driver strength.

It is loaded by issuing a Extended Mode Register Set command that programs A0 to A12 address bits. The values placed on the address lines are then latched into the Extended Mode Register. BA0 and BA1 must be set to '0' and '1' respectively.

See Table 5: Extended mode Register definition, for more details.

### 5.5.1 Partial Array Self Refresh bits (EMR0-EMR2)

Bits EMR0 to EMR2 of the Extended Mode Register allow to configure the amount of memory that will be refreshed during a Self Refresh operation (see Section 3.4: Self Refresh). It can be set to:

- All Banks (banks 0, 1, 2, and 3)
- Two Banks (banks 0 and 1)
- One Bank (bank 0).

It is important to note that the data stored in the banks or portion of banks which are not refreshed, are lost. As an example, data stored in banks 1, 2 and 3 are lost when the PASR is set to one bank (bank 0 refreshed).

#### 5.5.2 Driver Strength bit (EMR5-EMR6)

Extended Mode Register bits, EMR5 and EMR6, can be used to select the driver strength of data outputs. This value should be set according to the application requirements.

#### 5.5.3 Automatic Temperature Compensated Self Refresh bits (EMR3-EMR4)

The M65KA512ABM65KA512ABhas a built-in temperature sensor that controls automatically the internal self refresh rate.

Table 5. Extended mode Register definition

Address bits	Mode Register bit	Description	Value	Description
A12-A10	-	-	0000	
		Automatic	0	Enabled
A9	EMR9	Temperature Compensated Self-Refresh (ATCSR)	1	Reserved
A8-A7	-	-	00	
	EMR6-EMR5		00	Full strength
A6-A5		Driver strength	01	1/2 strength
A6-A5		bits	10	1/4 strength
			11	1/8 strength
A4-A3	-	-	00	
			000	All Banks
A2-A0	EMR2-EMR0	Partial Array Self-	001	Two Banks (BA1=0)
AZ-AU	LIVINZ-EIVINU	Refresh bits	010	One Bank (BA0 and BA1 =0)
			Other configuration	ns reserved
BA1-BA0	-	-	10	

Maximum rating M65KA512AB

## 6 Maximum rating

Stressing the device above the ratings listed in *Table 6: Absolute maximum ratings*, may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute maximum ratings

Symbol	Parameter	Va	Unit	
Symbol	Farameter	Min	Max	Oilit
T <sub>J</sub>	Junction temperature	- 30	85	°C
T <sub>STG</sub>	Storage temperature	<b>- 55</b>	125	°C
V <sub>IO</sub>	Input or Output voltage	- 0.5	2.3	V
$V_{DD}$ , $V_{DDQ}$	Supply voltage	- 0.5	2.3	V
I <sub>OS</sub>	Short Circuit Output current	50		mA

## 7 DC and ac parameters


This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the dc and ac characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 7: Operating and ac measurement conditions*. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7. Operating and ac measurement conditions

Cumbal	Parameter <sup>(1)</sup>	M65KA	Unito	
Symbol	rarameter."	Min	Max	Units
$V_{DD}$	Supply voltage	1.7	1.9	V
$V_{DDQ}$	Input/Output supply voltage	1.7 1.9		V
TJ	Junction temperature	- 30 85		°C
C <sub>L</sub>	Load capacitance	30		pF
t <sub>T</sub> , t <sub>R</sub> , t <sub>F</sub>	Input Transition Time between $V_{\text{IL}}$ and $V_{\text{IH}}$ Input Rise/Fall time	0.5		ns
V <sub>IL</sub>	Input Pulses Low voltage	0.2		V
V <sub>IH</sub>	Input Pulses High voltage	1.6		V
$V_{REF}$	Input and Output Timing ref. voltages	0	.9	V

<sup>1.</sup> All voltages are referenced to  $V_{SS} = 0 \text{ V}$ .

Figure 3. AC measurement I/O waveform



**577** 

Figure 4. AC measurement load circuit




Table 8. Capacitance

Symbol	Parameter	Signal	M65KA51 KA512	Unit	
			Min	Max	
CI1	К		2.0	4.5	pF
CI2	Input capacitance	A0-A11, BA0, BA1, KE, E, RAS, CAS, W, UDQM, LDQM	2.0	4.5	pF
C <sub>IO</sub>	Data I/O capacitance	DQ0-DQ15	3.5	6.0	pF

<sup>1.</sup>  $T_J = 25 \, ^{\circ}\text{C}$ ,  $f = 1 \, \text{MHz}$ 

Table 9. DC characteristics 1

Symbol	Parameter	Test condition <sup>(1)</sup>	M65KA512 12	Unit	
			Min	Max	
I <sub>LI</sub>	Input Leakage current	0V≤ V <sub>IN</sub> ≤ 1.8V	<b>- 2</b>	2	μΑ
I <sub>LO</sub>	Output Leakage current	0V≤ V <sub>OUT</sub> ≤1.8V	<b>– 1.5</b>	1.5	μΑ
V <sub>IL</sub> <sup>(2)</sup>	Input Low voltage	V <sub>IN</sub> = 0V	- 0.3	0.3	V
V <sub>IH</sub> <sup>(3)</sup>	Input High voltage	V <sub>IN</sub> = 0V	0.8 V <sub>DDQ</sub>	V <sub>DDQ</sub> + 0.3	V
V <sub>OL</sub>	Output Low voltage	I <sub>OUT</sub> = 100μΑ V <sub>IN</sub> = 0V		0.2	V
V <sub>OH</sub>	Output High voltage	$I_{OUT} = -100\mu A V_{IN} = 0V$	V <sub>DDQ</sub> - 0.2		V

<sup>1.</sup>  $T_J = -30 \text{ to } 85 \text{ }^{\circ}\text{C}$ .

<sup>2.</sup>  $V_{IL}$  (min.) = -0.5 V (pulse width  $\leq$  5 ns)

<sup>3.</sup>  $V_{IH}$  (max.) = 2.3 V (pulse width  $\leq$  5 ns).

Table 10. DC characteristics 2

0	Parameter		Test condition <sup>(1)</sup>	M65KA512AB		
Symbol	Parame	eter	lest condition(*)	Max	Unit	
I <sub>DD1</sub> <sup>(2)</sup>	Operating ourrent	CAS Latency = 2	Burst length = 1, one bank active	70	mA	
IDD1` ′	Operating current	CAS Latency = 3	$t_{RC} \ge t_{RC}(min), I_{OL} = 0 mA$	70		
I <sub>DD2P</sub>	Precharge Standby current in		$KE \le V_{IL}(max), t_K = t_{K(min)}$	0.8	mA	
I <sub>DD2PS</sub>	Power-Down Mode		$KE \le V_{IL}(max), t_K = \infty$	0.6	IIIA	
I <sub>DD2N</sub>	Precharge Standby cui Non Power-Down Mod		$\begin{split} & \text{KE} \geq \text{V}_{\text{IH}} \text{ (min)}, \ \overline{\text{E}} \geq \text{V}_{\text{IH}} \text{ (min)}, \ t_{\text{K}} = \\ & t_{\text{K(min)}} \\ & \text{Input signals changed once in 30 ns} \\ & \text{All other pins} \geq \text{V}_{\text{DD}} - 0.2 \ \text{V or} \leq 0.2 \ \text{V} \end{split}$	4.0	mA	
I <sub>DD2NS</sub>			$KE \ge V_{IH}$ (min), $t_K = \infty$ Input signals are stable	2.0		
I <sub>DD3P</sub>	Active Standby current in		$KE \le V_{IL}(max), t_K = t_{K(min)}$	3.0	mA	
I <sub>DD3PS</sub>	Power-Down Mode		$KE \le V_{IL}(max), t_K = \infty$	1.2	1117	
I <sub>DD3N</sub>	Active Standby current in Non Power-Down Mode		$\begin{split} \text{KE} &\geq V_{IH} \text{ (min)}, \ \overline{E} \geq V_{IH} \text{ (min)}, \ t_K = t_{K(min)} \\ \text{Input signals changed once in 30 ns} \\ \text{All other pins} &\geq V_{DD} - 0.2 \ \text{V or} \leq 0.2 \ \text{V} \end{split}$	10	mA	
I <sub>DD3NS</sub>			$KE \ge V_{IH}$ (min), $t_K = \infty$ Input signals are stable	7		
ı (2)	Purat Mada gurrant	CAS Latency = 2	$t_K \ge t_K \text{ (min)}, I_{OL} = 0 \text{ mA}$	50	A	
I <sub>DD4</sub> <sup>(2)</sup>	Burst Mode current	CAS Latency = 3	All banks active	85	mA	
I <sub>DD5</sub>	Auto-Refresh current		t <sub>RRC</sub> ≥ t <sub>RRC</sub> (min), All banks active	90	mA	
I <sub>DD6</sub>	Self-Refresh current		KE ≤ 0.2 V	See Table 11	μΑ	
I <sub>DD7</sub>	Standby current in Deep Power-Down Mode		KE ≤ 0.2 V	10	μA	

<sup>1.</sup>  $T_J = -30 \text{ to } 85 \text{ }^{\circ}\text{C}$ .

Table 11. Self-Refresh current values in Normal Operating Mode

	Memory array <sup>(1)</sup>						
Temperature in °C	4 Banks		2 Banks		1 Bank		Unit
	Тур	Max	Тур	Max	Тур	Max	
$70 \le T_J \le 85$		800		650		490	μΑ
$40 \le T_J \le 70$		550		380		290	μΑ
$-30 \le T_J \le 40$		300		240		210	μA

<sup>1.</sup>  $V_{DD} = 1.8 \pm 0.1 \text{ V}, V_{DDQ} = 1.8 \pm 0.1 \text{ V}, V_{SSQ} = 0 \text{ V}.$ 

477

<sup>2.</sup>  $I_{DD1}$  and  $I_{DD4}$  depend on output loading and cycle rates. Specified values are measured with the output open.

Table 12. AC characteristics 1

Symbol Alt.		Parameter			M65KA512AB M65KA512AB	
					Max.	
t <sub>AC</sub>		Access Times from alask	CAS Latency=3	-	6	ns
		Access Time from clock	CAS Latency=2	-	8	ns
t <sub>AS</sub>	(1)	Address Setup Time			-	ns
t <sub>AH</sub>	(1)	Address Hold Time			-	ns
+		Clock Cycle Time	CAS Latency=3	7.5	-	ns
t <sub>CK</sub>		Clock Cycle Time	CAS Latency=2	15	-	ns
t <sub>CHW</sub>	t <sub>CH</sub>	Clock High Pulse Width			-	ns
t <sub>CLW</sub>	t <sub>CL</sub>	Clock Low Pulse Width	2.5	-	ns	
t <sub>CKS</sub> <sup>(1)</sup>		Clock Enable Setup Time			-	ns
t <sub>CKS</sub>	P <sup>(1)</sup>	Clock Enable Setup Time (Power-Down Exit)			-	ns
t <sub>CKH</sub> <sup>(1)</sup>		Clock enable Hold Time			-	ns
t <sub>CS</sub>	t <sub>CMS</sub> <sup>(1)</sup>	Command Setup Time		1.9	-	ns
t <sub>CH</sub>	t <sub>CMH</sub> <sup>(1)</sup>	Command Hold Time			-	ns
t <sub>DS</sub> <sup>(1)</sup>		Data-Input Setup Time			-	ns
t <sub>DH</sub> <sup>(1)</sup>		Data-Input Hold Time			-	ns
t <sub>OH</sub>		Data-out Hold Time			-	ns
t <sub>OLZ</sub>	t <sub>OLZ</sub> t <sub>LZ</sub> Clock to Data Output in Low-Z Time		0	-	ns	
4.	+	Clock to Data Output in High-Z	CAS Latency=3	0	6	ns
t <sub>OHZ</sub>	t <sub>HZ</sub>	Time	CAS Latency=2	0	8	ns

<sup>1.</sup> If  $t_T$  is greater than 0.5 ns,  $(t_T\!-0.5)$  or  $((t_R+t_F)/2-0.5)$  should be added.

Table 13. AC characteristics 2

Symbol	Alt.	Parameter	M65KA512ABN 2AB	Unit		
			Min.	Max.		
t <sub>DPL</sub>	-	Delay Time, Write Command to Data I	nput	2	-	(1)
t <sub>DAL</sub>		Data Input Valid to Precharge	CAS Latency = 2	2** + 22.5	-	ns
		Command	CAS Latency = 3	- 2*t <sub>CK</sub> + 22.5	-	ns
t <sub>MRD</sub>	t <sub>RSC</sub>	Mode Register Set Cycle Time	•	2	-	(1)
t <sub>RC</sub> <sup>(2)</sup>		RAS Cycle Time (normal operation)		90	-	ns
t <sub>RC</sub>		RAS Cycle Time (refresh operation)		112.5	-	ns
t <sub>RC2</sub>		RAS Cycle Time (Self Refresh Exit to Refresh or Bank/Row Activate Command)		120	-	ns
t <sub>RCD</sub>		Delay Time, RAS Active to CAS Active		27.5	-	ns
t <sub>RAS</sub>		RAS Active Time	60	120000	ns	
t <sub>RP</sub>		RAS Precharge Time	22.5	-	ns	
t <sub>RRD</sub>		Delay Time, RAS Active to RAS Bank	2	-	(1)	
t <sub>REF</sub>		Refresh Time	-	64	ms	
t <sub>T</sub>		Input Transition Time between V <sub>IL</sub> and	0.5	30	ns	

<sup>1.</sup> The unit is the system Clock cycle time.

<sup>2.</sup> A new command can be issued  $t_{\mbox{\scriptsize RC}}$  after the Self Refresh mode is exited.




Figure 5. Chip Enable Signal during Read, Write and Precharge ac waveforms

- 1. The Chip Enable signal,  $\overline{E}$ , must be issued at a minimum rate with respect to the other signals.
- 2. Burst Length = 4 words, Latency = 3 clock cycles.
- RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAan= Data n read from Column a in Bank A, DAan= Data n written to Column a in Bank A.




Figure 6. Read with Precharge ac waveforms

1. Burst Length = 4 words, Latency = 3 clock cycles.




Figure 7. Read with Auto Precharge ac waveforms

1. Burst Length = 4 words, Latency = 3 clock cycles.




Figure 8. Clock Suspend during Burst Read ac waveforms

5/

<sup>1.</sup> Burst Length = 4 words, Latency = 3 clock cycles.

RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAan= Data n read from Column a in Bank A.




Figure 9. Random Column Read ac waveforms

- 1. Burst Length = 4 words, Latency = 3 clock cycles.
- 2. RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAmn= Data n read from Column m in Bank A.




Figure 10. Random Row Read ac waveforms

- 1. Burst Length = 8 words, Latency = 3 clock cycles.
- 2. RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAmn= Data n read from row m in Bank A.

**577** 




Figure 11. Column Interleaved Read ac waveforms

<sup>1.</sup> Burst Length = 4 words, Latency = 3 clock cycles.

RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAmn= Data n read from Column m in Bank A.





Figure 12. Burst Column Read followed by Auto Precharge ac waveforms


- 1. Burst Length = 4 words, Latency = 3 clock cycles.
- 2. RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A.

Figure 13. Write ac waveforms



1. Burst Length = 4 words.

Figure 14. Byte Write ac waveforms



1. Burst Length = 4 words.

DC and ac parameters M65KA512AB




Figure 15. Mode Register Set ac waveforms

To program the Extended Mode Register, BA0 and BA1 must be set to '0' and '1' respectively, and A0 to A11 to the Extended Mode Register Data.

<sup>2.</sup> MR Data is the value to be written to the Mode Register.




Figure 16. Clock Suspend during Burst Write ac waveforms

 RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, DAan= Data n Written to Column a in Bank A.

5/




Figure 17. Random Column Write ac waveforms

- 1. Burst Length = 4 words.
- 2. RDa = Address of Row a in Bank D, CDa = Address of Column a in Bank D, DDmn= Data n written to Column m in Bank D.




Figure 18. Random Row Write ac waveforms

- 1. Burst Length = 8 words.
- 2. RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, DAmn= Data n written to row m in Bank A.




Figure 19. Column Interleaved Write ac waveforms

<sup>1.</sup> Burst Length = 4 words.

RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, DAmn= Data n written to Column m in Bank A.




Figure 20. Burst Column Write followed by Auto Precharge ac waveforms

- 1. Burst Length = 4 words
- 2. RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A.




Figure 21. Precharge termination ac waveforms

- 1. Burst Length = 8 words, Latency = 3 clock cycles.
- RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAan= Data n read from Column a in Bank A, DAan= Data n written to Column a in Bank A.




Figure 22. Power-On sequence ac waveforms

MR Data and EMR data are the values to be written to the Mode Register and the Extended Mode Register, respectively.




Figure 23. Power-Down mode and Clock Masking ac waveforms

<sup>1.</sup> Burst Length = 4 words, Latency = 3 clock cycles.

<sup>2.</sup> RAa = Address of Row a in Bank A, CAa = Address of Column a in Bank A, QAan= Data n read from Column a in Bank A.




Figure 24. Auto refresh ac waveforms




Figure 25. Self refresh ac waveforms




Figure 26. Deep Power-Down Entry ac waveforms

1. BA0, BA1 and address bits A0 to A12 are 'Don't Care'.





Figure 27. Deep Power-Down Exit ac waveforms

MR Data and EMR data are the values to be written to the Mode Register and the Extended Mode Register, respectively.

M65KA512AB Part numbering

## 8 Part numbering

Table 14. Ordering information scheme



 $8 = -30 \text{ to } 85 \text{ }^{\circ}\text{C}$ 

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

53/55

Revision history M65KA512AB

## 9 Revision history

Date	Revision	Changes
18-Nov-2005	0.1	Initial release.
31-Jan-2006	1.0	Table 8: Capacitance and Table 11: Self-Refresh current values in Normal Operating Mode filled-in.  Table 10: DC characteristics 2 and Table 12: AC characteristics 1 updated.  Wafer and Die specifications section removed.
12-Sep-2006	2	Changed Burst Stop to Burst Terminate in <i>Features</i> ; changed the Operating Temperature Range from – 25 to – 30 in <i>Features</i> , <i>Table 6</i> , <i>Table 7</i> , <i>Table 9</i> , <i>Table 10</i> , <i>Table 11</i> , and <i>Table 14</i> ; updated footnotes in <i>Table 7</i> , <i>Table 9</i> , <i>Table 10</i> , and <i>Table 12</i> ; updated t <sub>T</sub> value in <i>Table 7</i> : <i>Operating and ac measurement conditions</i> ; updated package information and removed option 'T' in <i>Table 14</i> : <i>Ordering information scheme</i> .
20-Mar-2007	3	t <sub>RCD</sub> minimum value updated in <i>Table 13: AC characteristics 2</i> .

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

