

M62023L/P/FP

System Reset IC with Switch for 3V Memory Back-up

REJ03D0528-0200 Rev.2.00 Jun 15, 2007

General Description

The M62023L/P/FP is a system reset IC that controls the memory backup function of an SRAM and an embedded RAM of a microcontroller.

The IC outputs reset signals (RES/ \overline{RES}) to a microcontroller at power-down and power failure. It also shifts the power supply to RAMs from main to backup, outputs a signal (\overline{CS}) that invokes standby mode, and alters RAMs to backup circuit mode.


Features

- Built-in switch for selection between main power supply and backup power supply to RAMs
- Small difference between input and output voltages ($I_{OUT} = 80$ mA, $V_{IN} = 3V$): 0.15V typ.
- Detection voltage (power supply monitor voltage): 2.57V typ.
- Chip select signal output (\overline{CS})
- Two channels of reset outputs (RES/ \overline{RES})
- Power on reset circuit.


Application

Power supply control systems for memory of microcontroller systems in electronic equipment such as OA equipment, industrial equipment, and home-use electronic appliances and SRAM boards with built-in backup function that require switching between external power supply and battery.

Block Diagram



Pin Arrangement



Pin Description

Pin No.	Symbol	Name	Function
1	V _{OUT}	Power supply output	V_{IN} and V_{BAT} are controlled by means of an internal switch and output through V_{OUT} . The pin is capable of outputting up to 100mA. Use it as V_{DD} of CMOS RAM and the like.
2	V_{BAT}	Backup power supply input	Backup power supply is connected to this pin. If a lithium battery is used, insert a resistor in series for safety purposes.
3	V_{IN}	Power supply input	+3V input pin. Connect to a logic power supply.
4	Ct	Delay capacitor connection pin	A delay capacitor is connected to this pin. By connecting a capacitor, it is possible to delay each output.
5	RES	Positive reset output	Connect to the positive reset input of a microcontroller. The pin is capable of flowing 1mA sink current.
6	GND	Ground	Reference for all signals.
7	RES	Negative reset output	Connect to the negative reset input of a microcontroller. The pin is capable of flowing 1mA sink current.
8	<u>CS</u>	Chip select output	Connect to the Chip Select of RAM. The CS output is at low level in normal state thereby letting RAM be active. Under failure or backup condition, the CS output is set to high level, then RAM enters standby state disabling read/write function. The pin is capable of flowing a 1mA sink current.

Absolute Maximum Ratings

($Ta = 25^{\circ}C$, unless otherwise noted.)

Item	Symbol	Ratings	Unit	Conditions
Input voltage	V _{IN}	7	V	
Output current	l _{OUT}	100	mA	
Power dissipation	Pd	800 (L) / 625 (P) / 440 (FP)	mW	
Thermal derating	Kθ	8 (L) / 6.25 (P) / 4.4 (FP)	mW/°C	Ta ≥ 25°C
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	Tstg	-40 to +125	°C	

Electrical Characteristics


($Ta = 25^{\circ}C$, unless otherwise noted.)

Item	Sysbol	Min	Тур	Max	Unit	Test Conditions	
Detection voltage	Vs	2.44	2.57	2.70	V	V _{IN} (At change from H→L)	
Hysteresis voltage	ΔVs	50	100	200	mV	$\Delta V_S = V_{SH} - V_{SH}$	V _{SL}
Circuit current	Icc	_	1.5	3.0	mA	$I_{OUT} = 0mA$	V _{IN} = 2V
		_	6.5	10			$V_{IN} = 3V$
Difference between input and	V_{DROP}		0.1	0.2	V	$V_{IN} = 3V$	$I_{OUT} = 50mA$
output voltage	V DROP		0.15	0.3	V		$I_{OUT} = 80 \text{mA}$
Ct output voltage (high level)	$V_{OH(Ct)}$	2.0	2.4		V	$V_{IN} = 3V^{*1}$	
Ct output voltage (low level)	$V_{OL(Ct)}$		0.02	0.1	V	$V_{IN} = 2V^{*1}$	
RES output voltage (high level)	$V_{OH(RES)}$	1.5	2.0		V	$V_{IN} = 2V^{*1}$	
RES output voltage (low level)	\/		0.02		V	$V_{IN} = 3V^{*1}$	
	V _{OL(RES)}		0.04	0.2	V	V _{IN} = 3V, Isink = 1mA	
RES output voltage (high level)	V _{OH(RES)}	2.5	3.0	_	V	$V_{IN} = 3V^{*1}$	
RES output voltage (low level)		_	0.02	_	V	$V_{IN} = 2V^{*1}$	
	$V_{OL(\overline{RES})}$	_	0.04	0.2	V	V _{IN} = 2V, Isin	k = 1mA
CS output voltage (high level)	\/ _	1.3	1.6	_	V	$V_{IN} = 2V^{*2}$	
	$V_{OH(\overline{CS})}$	2.40	2.47	_	V	$V_{IN} = 0V, V_{BA}$	$_{T} = 3V^{*2}$
CS output voltage (low level)	V		0.07	_	V	$V_{IN} = 3V^{*1}$	
	$V_{OL(\overline{CS})}$		0.08	0.3	V	$V_{IN} = 3V$, Isin	k = 1mA
Backup Di leak current			_	±0.5	μА	$V_{BAT} = 3V$	$V_{IN} = 3V$
	I _R		_	±0.5			$V_{IN} = 0V$
Backup Di forward direction	V _F		0.54	0.6	V	$I_F = 10 \mu A$	
voltage							
Delay time	tpd	10	27	55	ms	$V_{IN} = 0V \rightarrow 3V$	· · · · · · · · · · · · · · · · · · ·
Response time	td	_	5.0	25.0	μS	$V_{IN} = 3V \rightarrow 2V$	<u>, </u>
RES limit voltage of operation	$V_{OPL\;(\overline{RES})}$	_	0.65	_	V	*3	

Notes: 1. Regarding conditions to measure V_{OH} and V_{OL}, voltage values are generated by internal resistance only and no external resistor is used.

- 2. These values are produced inserting an external resistor, $R_{\overline{CS}} = 1M\Omega$, between the \overline{CS} pin and GND.
- 3. With no external resistor (10k Ω internal resistance only).

Application Example




Configuration

<Power supply detector>

The internal reference voltage Vref is compared by means of a comparator with resistor divided voltage VR (resistor-divided voltage produced by R1 and R2 from VIN).

If the input voltage is 3V, VR is set to 1.24V or higher, so the comparator output is at low level and the Ct output (Q1 collector output) is set to high level. If the input voltage drops to below 2.57V in an abnormal condition, VR becomes below 1.24V, so the comparator output goes from low to high level and the Ct output, from high to low. The input voltage at this point is called VSL. Next, when the input voltage, restored from abnormal state, has a rise, the comparator output goes from high to low level and the Ct output, from low to high.

The comparator used for detection has 100 mV hysteresis (ΔVs), so that malfunctioning is prevented in case that the input voltage slowly drops or VR nearly equals Vref.



<Delay Circuit>

Connecting an external capacitor to the Ct pin lets RES, RES, CS, and VOUT be delayed due to RC transient phenomenon (electric charge).

Delay time is determined as follows.


Delay time (tpd) =
$$Ct \times R3 \times In \frac{[VOH(Ct)-VOL(Ct)]}{[VOH(Ct)-INV1(VTH)]}$$

= $Ct \times 22k\Omega \times 0.2389$
 $\approx 5.26 \times 10^3 \times Ct$

Note: Ct is an external capacitance.

Taking into consideration the time taken by the oscillator of microcomputer to be stable, connect a $4.7\mu F$ capacitor to the Ct pin.


(As the response time of detection can be slowed due to internal structure depending on the rising rate of power supply, avoid connecting a too large capacitance.)




Delayed output waveforms of Ct

<Schmitt trigger circuit>

Since waveforms show a gentle rise due to the RC delay circuit, INV1, INV2, and R6 constitute a Schmitt trigger circuit to produce hysteresis so as to prevent each output from chattering.





Timing Chart





	Input voltage						
	In normal operation	In failure (instantaneous drop)	Restoration from failure (instantaneous drop)	In backup state			
Output pin	Input voltage: 3V	Input voltage: 3V→2V Each output varies if the input voltage drops to V _{SL} or under	Input voltage: 2V→3V If the input voltage goes higher than V _{SL} by 100mV, each output varies after delay produced by the delay circuit.	Input voltage: 0V Backup voltage: 3V			
V _{OUT}	With SW Tr. set to ON, a voltage (V _{IN} -V _{DROP}) is output.	SW Tr. is turned OFF. A voltage (V _{IN} -V _{EB}) is output by the diode between E and B of SW Tr.	SW Tr. is turned ON after delay and a voltage (V _{IN} -V _{DROP}) is output.	V _{BAT} -V _F			
RES	The output level is V _{OL (RES)} with a logic low.	As the state shifts from a logic low to logic high, the output level becomes approximately equal to the input voltage.	A logic high is maintained, and then shifts to a logic low.				
RES	The output level is $V_{\text{OH(RES)}}$ with a logic high.	As the state shifts from a logic high to logic low, the output level becomes $V_{OL(\overline{\text{RES}})}$	A logic low is maintained, and then shifts to a logic high.				
CS	The output level is $V_{\text{OL}(\overline{CS})}$ with a logic low.	As the state shifts from a logic low to logic high, the output level becomes the voltage V_{IN} - V_{EB} .	A logic high is maintained, and then shifts to a logic low.	The output is a logic high and the output level is V _{BAT} -V _F			


Typical Characteristics


















Package Dimensions









Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

 Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property rights or any other rights of Renesas or shy third party with respect to the information in this document.

 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, but not limited to, product data, diagrams, algorithms, and application circuit examples.

 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass and regulations, and procedures required by such laws and regulations and procedures required by such laws and regulations, and procedures required by such laws and regulations. All procedures required by such laws and regulations and procedures required by such laws and regulations and procedures required by such laws and regulations. All procedures required by such laws and regulations and procedures required by such laws and regulations, and procedures required by such laws and regulations, and procedures are such as a result of errors or omissions in the information with a Renesas sales office of the date of



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510