4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Those are summarized in the part name table below.

DESCRIPTION

The M5M5Y416C is a family of low voltage 4-Mbit static RAMs organized as 262144-words by 16-bit, fabricated by Mitsubishi's high-performance 0.18 μ m CMOS technology.

The M5M5Y416C is suitable for memory applications where a simple interfacing , battery operating and battery backup are the important design objectives.

M5M5Y416CWG is packaged in a CSP (chip scale package), with the outline of 7.0mm x 8.5mm, ball matrix of 6 x 8 (48ball) and ball pitch of 0.75mm. It gives the best solution for a compaction


of mounting area as well as flexibility of wiring pattern of printed circuit boards.

FEATURES

- Single 1.65~2.3V power supply
- Small stand-by current: 0.2µA (2.0V, typ.)
- No clocks, No refresh
- Data retention supply voltage =1.5V
- All inputs and outputs are TTL compatible.
- Easy memory expansion by S1, S2, BC1 and BC2
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE prevents data contention in the I/O bus
- Process technology: 0.18µm CMOS
- Package: 48ball 7.0mm x 8.5mm CSP

| Version, | | Power | • | Stand-by current (µA) | | | | |) | Activ e | | |
|--------------------------|-------------------|----------------|------|-----------------------|-----------|------|----------------|------|------|----------------------------------|-----------------|--|
| Operating | Part name | ting Part name | | Access time | * Typical | | Ratings (max.) | | |) | current Icc1 | |
| temperature | | Supply | max. | 25°C | 40°C | 25°C | 40°C | 70°C | 85°C | (2.3V, max) | | |
| l-version -40 ~ +85°C | M5M5Y416CWG -85HI | 1.65 ~ 2.3V | 85ns | 0.2 | 0.4 | 1 | 2 | 8 | 15 | 30mA (10MHz) 3mA (1MHz) | | |

PIN CONFIGURATION



Typical parameter indicates the value for the center of distribution at 2.0V, and not 100% tested.

| Pin | Function | | | | |
|------------|---------------------|--|--|--|--|
| A0 ~ A17 | Address input | | | | |
| DQ1 ~ DQ16 | Data input / output | | | | |
| S1 | Chip select input 1 | | | | |
| S2 | Chip select input 2 | | | | |
| W | Write control input | | | | |
| OE | Output enable input | | | | |
| BC1 | Lower Byte (DQ1~8) | | | | |
| BC2 | Upper Byte (DQ9~16) | | | | |
| Vcc | Power supply | | | | |
| GND | Ground supply | | | | |

Outline: 48FJA

NC: No Connection

*Don't connect E3 ball to voltage level more than 0V



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

FUNCTION

The M5M5Y416CWG is organized as 262144-words by 16-bit. These devices operate on a single +1.65~2.3V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

The operation mode are determined by a combination of the device control inputs $\overline{BC1}$, $\overline{BC2}$, $\overline{S1}$, S2, \overline{W} and \overline{OE} . Each mode is summarized in the function table.

A write operation is executed whenever the low level \overline{W} overlaps with the low level $\overline{BC1}$ and/or $\overline{BC2}$ and the low level $\overline{S1}$ and the high level S2. The address(A0~A17) must be set up before the write cycle and must be stable during the entire cycle.

A read operation is executed by setting \overline{W} at a high level and \overline{OE} at a low level while $\overline{BC1}$ and/or $\overline{BC2}$ and S1 and S2 are in an active state(S1=L,S2=H).

When setting BC1 at the high level and other pins are in an active stage, upper-byte are in a selectable mode in which both reading and writing are enabled, and lowerbyte are in a non-selectable mode. And when setting BC2 at a high level and other pins are in an active stage, lower-byte are in a selectable mode and upperbyte are in a non-selectable mode.


BLOCK DIAGRAM

When setting $\overline{BC1}$ and $\overline{BC2}$ at a high level or $\overline{S1}$ at a high level or S2 at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{BC1}$, $\overline{BC2}$ and $\overline{S1}$, S2.

The power supply current is reduced as low as $0.2\mu A(25^{\circ}C, ty pical)$, and the memory data can be held at +1.5V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

| S1 | S2 | BC1 | BC2 | \overline{W} | ŌĒ | Mode | DQ1~8 | DQ9~16 | lcc |
|----|----|-----|-----|----------------|----|---------------|--------|--------|---------|
| Н | L | Х | Х | Х | Х | Non selection | High-Z | High-Z | Standby |
| L | L | Х | Х | Х | Х | Non selection | High-Z | High-Z | Standby |
| Н | Η | Х | Х | Х | Х | Non selection | High-Z | High-Z | Standby |
| Х | Х | Н | Н | Х | Х | Non selection | High-Z | High-Z | Standby |
| L | Н | L | Н | L | Х | Write | Din | High-Z | Active |
| L | Η | L | Н | Η | L | Read | Dout | High-Z | Active |
| L | Η | L | Н | Η | Н | | High-Z | High-Z | Active |
| L | Н | Н | L | L | Х | Write | High-Z | Din | Active |
| L | Н | Η | L | Н | L | Read | High-Z | Dout | Active |
| L | Η | Н | L | Η | Н | | High-Z | High-Z | Active |
| L | Η | L | L | L | Х | Write | Din | Din | Active |
| L | Η | L | L | Η | L | Read | Dout | Dout | Activ e |
| L | Н | L | L | Н | Н | | High-Z | High-Z | Active |





4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Units |
|--------|--------------------------|---------------------|-------------------------------|-------|
| Vcc | Supply voltage | With respect to GND | -0.5* ~ +2.7 | |
| Vı | Input voltage | With respect to GND | -0.2* ~ Vcc + 0.2 (max. 2.7V) | V |
| Vo | Output voltage | With respect to GND | 0 ~ Vcc | |
| Pd | Power dissipation | Ta=25°C | 700 | mW |
| Ta | Operating temperature | I-v ersion | - 40 ~ +85 | °C |
| Tstg | Storage temperature | | - 65 ~ +150 | °C |

* -0.7V in case of AC (Pulse width \leq 30ns)

DC ELECTRICAL CHARACTERISTICS

(Vcc=1.65~ 2.3V, unless otherwise noted)

| | | O | 0 | | Limits | | | |
|--------|---|---|--------------------|--------|--------|----------|-------|--|
| Symbol | Parameter | Conditions | | Min | Тур | Max | Units | |
| Vін | High-lev el input voltage | | | | | Vcc+0.2V | | |
| VIL | Low-lev el input voltage | | | -0.2 * | | 0.4 | | |
| Vон | High-level output voltage | Iон= -0.1mA | | 1.3 | | | V | |
| Vol | Low-lev el output voltage | lo∟=0.1mA | | | | 0.2 | | |
| h | Input leakage current | VI=0 ~ Vcc | | | | ±1 | | |
| lo | Output leakage current | $\overline{\text{BC1}}$ and $\overline{\text{BC2}}$ =VIH or $\overline{\text{S1}}$ =VIH or S2 =VIL or $\overline{\text{OE}}$ = | =VIH, VI/O=0 ~ Vcc | | | ±1 | μA | |
| 1001 | | tive supply current BC1 and BC2≤ 0.2V, S1≤ 0.2V, S2 ≥Vcc-0.2V other inputs ≤0.2V or ≥ Vcc-0.2V | f= 10MHz | - | 18 | 30 | | |
| Icc1 | (AC,MOS level) | Output - open (duty 100%) | f= 1MHz | - | 1.5 | 3 | | |
| | Active supply current | BC1 and BC2=VIL , S1=VIL ,S2=VIH other pins =VIH or VIL | f= 10MHz | - | 18 | 30 | mA | |
| lcc2 | (AC,TTL level) | Output - open (duty 100%) | f= 1MHz | - | 1.5 | 3 | | |
| | | (1) S1 ≥ Vcc - 0.2V, S2 ≥ Vcc - 0.2V, | ~ +25°C | - | 0.2 | 1 | | |
| lcc3 | Stand by supply current | other inputs = $0 \sim Vcc$ (2) S2 $\leq 0.2V$, | ~ +40°C | - | 0.4 | 2 | | |
| 1003 | (AC,MOS level) | other inputs = 0 ~ Vcc (3) BC1 and BC2 ≧Vcc - 0.2V | ~ +70°C | - | - | 8 | μA | |
| | | $\overline{S1} \le 0.2V, S2 \ge Vcc - 0.2V$ other inputs = 0 ~ Vcc | | - | - | 15 | | |
| Icc4 | Stand by supply current (AC.TTL level) | BC1 and BC2=ViH or S1=ViH or S2=V Other inputs= 0 ~ Vcc | IL | - | - | 0.5 | mA | |

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

Note 2: Typical parameter indicates the value for the center of distribution at 2.0V, and not 100% tested.

CAPACITANCE

(Vcc=1.65 ~ 2.3V, unless otherwise noted)

| Svmbo Parameter | Paramotor | Conditions | | Limits | | |
|-----------------|--------------------|----------------------------|-----|--------|-----|-------|
| Symbo | Symbo Parameter | Conditions | Min | Тур | Max | Units |
| Cı | Input capacitance | VI=GND, VI=25mVrms, f=1MHz | | | 10 | рF |
| Co | Output capacitance | Vo=GND,Vo=25mVrms, f=1MHz | | | 10 | μr |



^{* -0.7}V in case of AC (Pulse width \leq 30ns)

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Vcc=1.65 ~ 2.3V, unless otherwise noted) (1) TEST CONDITIONS

| • | | | | |
|----|-------------------------------|---|-----------------|----|
| | Supply voltage | 1.65~2.3V | 1TTL | |
| | Input pulse | VIH=0.7 x Vcc+0.2V, VIL=0.2V | | |
| | Input rise time and fall time | 5ns | | Ŭ |
| | Reference level | VoH=VoL=0.9V Transition is measured ±200mV from steady state voltage.(for ten,tdis) | | |
| | Output loads | Fig.1,CL=30pF | Including scope | |
| | Output loads | CL=5pF (for ten,tdis) | jig capacitance | |
| 12 | | | Fig.1 Output lo | au |


(2) READ CYCLE

| | Parameter | Lin | nits | |
|-----------|------------------------------------|------|------|-------|
| Symbol | | 85HI | | Units |
| | | | Max | |
| tcr | Read cycle time | 85 | | ns |
| ta(A) | Address access time | | 85 | ns |
| ta(S1) | Chip select 1 access time | | 85 | ns |
| ta(S2) | Chip select 2 access time | | 85 | ns |
| ta(BC1) | Byte control 1 access time | | 85 | ns |
| ta(BC2) | Byte control 2 access time | | 85 | ns |
| ta(OE) | Output enable access time | | 45 | ns |
| tdis(S1) | Output disable time after S1 high | | 30 | ns |
| tdis(S2) | Output disable time after S2 low | | 30 | ns |
| tdis(BC1) | Output disable time after BC1 high | | 30 | ns |
| tdis(BC2) | Output disable time after BC2 high | | 30 | ns |
| tdis(OE) | Output disable time after OE high | | 30 | ns |
| ten(S1) | Output enable time after S1 low | 10 | | ns |
| ten(S2) | Output enable time after S2 high | 10 | | ns |
| tdis(BC1) | Output enable time after BC1 low | 10 | | ns |
| tdis(BC2) | Output enable time after BC2 low | 10 | | ns |
| ten(OE) | Output enable time after OE low | 5 | | ns |
| t∨(A) | Data valid time after address | 10 | | ns |


(3) WRITE CYCLE

| | | Lin | Limits | |
|----------------------|---|-----|--------|-------|
| Symbol | Parameter | | HI | Units |
| | | Min | Max | |
| tcw | Write cycle time | 85 | | ns |
| t _w (W) | Write pulse width | 60 | | ns |
| tsu(A) | Address setup time | 0 | | ns |
| tsu(A-WH) | Address setup time with respect to \overline{W} | 70 | | ns |
| tsu(BC1) | Byte control 1 setup time | 70 | | ns |
| tsu(BC2) | Byte control 2 setup time | 70 | | ns |
| t _{su} (S1) | Chip select 1 setup time | 70 | | ns |
| tsu(S2) | Chip select 2 setup time | 70 | | ns |
| tsu(D) | Data setup time | 35 | | ns |
| th(D) | Data hold time | 0 | | ns |
| trec(W) | Write recovery time | 0 | | ns |
| tdis(W) | Output disable time from \overline{W} low | | 30 | ns |
| tdis(OE) | Output disable time from OE high | | 30 | ns |
| ten(W) | Output enable time from \overline{W} high | 5 | | ns |
| ten(OE) | Output enable time from OE low | 5 | | ns |





4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



Note 3: Hatching indicates the state is "don't care".

Note 4: A Write occurs during $\overline{S1}$ low, S2 high overlaps $\overline{BC1}$ and/or $\overline{BC2}$ low and \overline{W} low.


Note 5: When the falling edge of \overline{W} is simultaneously or prior to the falling edge of $\overline{BC1}$ and/or $\overline{BC2}$ or the falling

edge of $\overline{S1}$ or rising edge of S2, the outputs are maintained in the high impedance state.

Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



MITSUBISHI ELECTRIC

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS (1) ELECTRICAL CHARACTERISTICS


| | | - | Test see differen | | | | |
|--------------------------------------|---------------------------|--|-------------------|---------|---------|-----|-------|
| Symbol | Parameter | Test conditions | | Min | Тур | Max | Units |
| Vcc (PD) | Power down supply voltage | | | 1.5 | | | V |
| VI (BC) Byte control input BC1 & BC2 | 1.65V≦ Vcc(PD) | | 0.7xVcc | | | | |
| | 1.5V ≦Vcc(PD)≦1.65V | | | Vcc(PD) | | V | |
| Maria | | 1.65V≦ Vcc(PD) | | 0.7xVcc | | | |
| VI (S1) | Chip select input S1 | 1.5V ≦Vcc(PD)≦1.65V | | | Vcc(PD) | | V |
| VI (S2) | Chip select input S2 | | | | | 0.2 | V |
| | | Vcc <u>=1.5V</u> (1) Sī ≧ Vcc - 0.2V, | ~ +25°C | - | 0.1 | 0.7 | |
| Icc (PD) | Power down | other inputs = $0 \sim Vcc$ (2) S2 $\leq 0.2V$, | ~ +40°C | - | 0.2 | 1.5 | |
| | supply current | other inputs = 0 ~ Vcc (3) BC1 and BC2 ≧Vcc - 0.2V | ~ +70°C | - | - | 5 | μA |
| | | $\overline{S1} \le 0.2V$, $S2 \ge Vcc - 0.2V$ other inputs = 0 ~ Vcc | ~ +85°C | - | - | 10 | |

(2) TIMING REQUIREMENTS

Note 2: Typical parameter of Icc(PD) indicates the value for the center of distribution at 1.5V, and not 100% tested.

| Our the set | D | | | L La Ma | | |
|-------------|--------------------------|-----------------|-----|---------|-----|-------|
| Symbol | Parameter | Test conditions | Min | Тур | Max | Units |
| tsu (PD) | Power down set up time | | 0 | | | ns |
| trec (PD) | Power down recovery time | | 5 | | | ms |

(3) TIMING DIAGRAM



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

